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Zusammenfassung  
Die Verwendung moderner Sensoren erfordert geeignete Messmethoden und Messinstrumente, um die 
Sensorantwort hinsichtlich der Zielparameter des zu untersuchenden Mediums genau zu bestimmen. 
Das Impedanzspektrum des Sensors liefert vielfache Informationen, die Schlussfolgerungen über den 
Entwurf des entsprechenden Sensors, die Sensor-Medium Interaktion oder zur weitergehenden Model-
lierung zulassen. Zu diesem Zweck ist die Analyse des Sensorimpedanzspektrums in Laboranwendun-
gen unter Verwendung handelsüblicher Messinstrumente weit verbreitet. Die vorliegende Arbeit stellt 
ein neues Elektroniksystem vor, das breitbandige Impedanzspektrumsanalyse für ortsveränderliche 
in situ Sensoranwendungen zur Verfügung stellt. Im Unterschied zu den umfangreichen Labormessin-
strumenten zeichnet sich das entwickelte Elektroniksystem durch einen kompakten, eigenständigen 
Messaufbau für Sensoranwendungen im Labor sowie industriellen Bereich aus und ermöglicht eine 
sehr schnelle Messdatenerfassung.  
Das Elektroniksystem ist hauptsächlich für Anwendungen von akustischen Mikrosensoren und kapazi-
tiven Messsonden bestimmt. Mit diesen ausgewählten Sensoren wird den unterschiedlichen Anforde-
rungen an schmalbandige and breitbandige Impedanzspektroskopie entsprochen. Damit kann das 
Elektroniksystem vielseitig für jeden Sensor verwendet werden, der elektrische oder mechanische (wie 
akustische) Signale in eine elektrische Impedanz wandelt. Unter Berücksichtigung der Hauptzielset-
zung eines minimierten Schaltungsaufwandes wurde ein ausgereiftes Hybridsynthesizerdesign entwi-
ckelt, das verschiedene analoge und digitale Synthesetechniken kombiniert. Es bietet eine breite Fre-
quenzabdeckung (10 kHz–1 GHz) mit beliebig feiner Frequenzauflösung (<1 Hz) sowie ausreichende 
Spektralqualität des Ausgangssignals. Eine signifikante Verringerung des Gesamtschaltungsdesigns 
sowie eine schnelle Sensordatenerfassung werden durch eine Direktabtasttechnik erreicht, die die 
hochfrequenten Messsignale ohne bedeutende analoge Signalaufbereitung analog-digital wandelt. Da 
die Gesamtmessgenauigkeit hauptsächlich von dem Signal-Rausch-Verhältnis der direkt abgetasteten 
Messsignale bestimmt wird, erfolgt die Bestimmung der Signalparameter (Amplitude und Phase) auf 
der Basis einer Optimierungsmethode zur Sinuskurvenanpassung. Eine deutliche Rauschminderung 
kann durch die Anzahl der gewählten Abtastwerte erreicht werden. Zur Unterstützung einer schnellen 
Messdatenerfassung wurde anstelle softwarebasierter Berechnungen der Sinuskurvenanpassung eine 
hardwarebasierte Implementierung der digitalen Signalverarbeitung in programmierbarer Logik reali-
siert.  
Testmessungen mit definierten Lastimpedanzen bestätigten eine mit Labormessgeräten vergleichbare 
Messgenauigkeit. Konkrete Anwendungen des Elektroniksystems für die Impedanzspektroskopie an 
verschiedenen resonanten Mikrosensoren und mit einer kapazitiven Messsonde für die Flüssigkeits-
analytik werden demonstriert.   
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Abstract  
The application of modern sensor devices requires appropriate measurement methods and sophisti-
cated electronic instruments in order to precisely determine the sensor response with regard to the 
target parameters of a medium under study. The impedance spectrum of the sensor provides multiple 
information, which allows for conclusions about the design of the sensor device, the sensor-medium 
interaction, or for advanced modeling. For this purpose, the analysis of the sensor’s impedance spec-
trum is well established in laboratory applications using commercial benchtop instruments. The 
present work introduces a novel electronics system that provides wideband high-frequency impedance 
spectrum analysis for portable in situ sensor applications. Unlike bulky benchtop instruments, the elec-
tronics system allows for a compact, stand-alone in situ measurement setup for laboratory as well as 
industrial sensor applications and very fast data acquisition.  
The electronics system is primarily intended for sensor applications of acoustic microsensors and ca-
pacitive sensor probes. These particular sensor applications specify the different measurement re-
quirements on wideband and narrowband impedance spectroscopy. This provides universal applicabil-
ity of the electronics system to any appropriate sensor that transduces electrical or non-electrical (such 
as acoustic) signals into an electrical impedance. With regard to the main objective of minimizing 
circuit design, a sophisticated single-board hybrid synthesizer architecture combining various analog 
and digital synthesis techniques has been developed, which properly meets the requirements on broad 
frequency coverage (10 kHz–1 GHz) with arbitrary fine frequency resolution (<1 Hz), fast frequency 
settling, and good spectral quality of the output signal. Significant reduction of the total circuit design 
as well as fast sensor data acquisition are achieved by utilizing a direct-sampling technique that ana-
log-to-digital converts the high-frequency measurement signals without decisive analog signal condi-
tioning. Since the overall measurement precision primarily depends on the signal-to-noise ratio of the 
directly sampled signals, a sine-wave fitting algorithm for extracting the crucial signal parameters 
(amplitude and phase) is applied. Significant noise reduction can be achieved by the number of chosen 
samples. To support the fast data acquisition capability, instead of software computation of the sine-
wave fitting, a complete hardware implementation of the digital signal processing into a field-
programmable gate array has been realized.  
Test measurements with well-defined impedance load conditions confirmed a sufficient measurement 
precision, which is comparable to that using a standard benchtop instrument. Applications of the elec-
tronics system for impedance spectroscopy on various acoustic microsensors and a capacitive sensor 
probe for in-liquid measurements are successfully demonstrated.   
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Chapter 1               Formel-Kapitel 1 Abschnitt 1        
Introduction  
1.1 Motivation  
Sensors or sensor systems are decisive components in various scientific and industrial appli-
cations acquiring information for material characterization or process monitoring in gaseous, 
liquid, or solid media [1]. The purpose of the sensor is thereby to respond to a received stimu-
lus that may have almost any conceivable physical, chemical or biological nature, and to con-
vert it into a corresponding electrical signal, which is compatible with electronic circuits [2]. 
In response to the appropriate sensing effect, the sensor either converts the generally 
non-electrical value into an electrical signal in form of voltage, current, or charge, or modifies 
an applied electrical signal in the form of conductivity or resistance. For a sensor that is not 
generally regarded as a conductor of electricity, the modification of the applied electrical sig-
nal can also be sensed by the electrical impedance or admittance, respectively, of the sensor as 
a function of frequency. This method is well known as impedance spectroscopy and is gener-
ally employed to investigate the sensor response over a suitable frequency range to determine 
the physicochemical properties of the target media.  
Over the last few decades electrochemical impedance spectroscopy has become a well estab-
lished method in electrochemistry for characterizing the transport and transfer process in elec-
trochemical systems or the electrical properties of materials of interest (solid or liquid) and 
their interfaces with electronically conducting electrodes. It is generally used to characterize 
coatings, electrochemical power sources (batteries, fuel cells), or corrosion phenomena [3]. 
Impedance spectroscopy is also widespread in sensor applications investigating dielectric 
properties of liquids, disperse systems, and biological systems [4]. Broadband dielectric spec-
troscopy of liquid media and bio-systems covers the enormous frequency range from approx-
imately 10-6 Hz to almost 1013 Hz [5] [6].  
Besides these traditional issues, impedance spectroscopy has also gained importance for 
in-liquid sensor applications of resonant piezoelectric bulk acoustic wave (BAW) sensors and 
surface acoustic wave (SAW) sensors. In particular, since the frequency response of quartz 
crystal resonators (QCR) vibrating in thickness shear mode is highly sensitive to an acoustic 
load in contact with their sensing surface, QCR devices are widely used for the quartz crystal 
microbalance (QCM) in the application of electrochemical and biochemical sensing in liquid 
media [7] [8] [9] [10]. Moreover, new high-temperature stable piezoelectric materials such as 
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langasite (La3Ga5SiO14) and gallium-orthophosphate (GaPO4) have been investigated recently 
to overcome the temperature limitation of quartz BAW devices. In an initial investigation, 
Fritze et al. presented in [11] a langasite BAW device that successfully operates as a micro-
balance up to temperatures as high as 900 °C. By adding a titanium dioxide film onto the lan-
gasite resonator, sensitivity to hydrogen gas was demonstrated. Recently, this has enabled 
new applications for BAW devices working as high-temperature acoustic wave gas sensors 
for sensing of conductivity and mass related changes induced in the gas sensitive film depo-
sited onto the resonator [12].  
In addition to the research on new piezoelectric materials for BAW devices, different methods 
for excitation of the thickness shear mode in a QCR device are also currently being investi-
gated in order to introduce advanced liquid acoustic wave sensors [13]. Vetelino et al. pre-
sented a lateral field excited quartz acoustic wave sensor where both electrodes are located on 
one reference surface resulting in sensitivity to both mechanical (viscosity, density) and elec-
trical (conductivity, permittivity) property changes of the liquid [14]. Furthermore, new sen-
sor applications for film-coated lateral field excited QCR devices sensing film property 
changes caused by chemical (phosmet) or biological (Escherichia coli) analytes in solution 
are presented [15] [16] [17]. Motivated by the benefits of the lateral field excitation, a lithium 
tantalate (LiTaO3) lateral field excited sensor with enhanced sensitivity for in-liquid sensor 
applications due to high frequency operation was introduced [18]. The prototype sensor at a 
fundamental frequency of 5.2 MHz is capable of operating at harmonics up to 1.4 GHz. 
Unfortunately, operation of BAW sensors at high temperatures, in liquid media, or at high 
frequencies is accompanied by significant damping. This increases the requirements on oscil-
lator based readout electronics generally used to obtain the frequency response of the particu-
lar BAW sensor [10] [19]. In order to determine the frequency response even under heavy 
load conditions, sophisticated readout electronics based on oscillator circuits with automatic 
gain control [20], or advanced lock-in techniques [21] [22] [23] [24] were recently introduced. 
Although the lock-in techniques claim to have the simplicity of oscillator circuits, they suffer 
from specializing to the particular sensor application. They must be specifically adjusted to 
the particular BAW device and do not allow for versatile application of the readout electron-
ics. Furthermore, due to the applied lock-in technique, each circuit configuration is restricted 
to single mode operation and, thus, switching between different harmonics or between mul-
ti-sensor arrangements cannot easily be accomplished by single circuit designs. In contrast, 
the principle of measurement for impedance spectrum analysis does not have this kind of li-
mitations since no lock-in technique is applied. Moreover, the evaluation of the entire imped-
ance spectrum or admittance spectrum of the particular BAW resonator allows not only accu-
rate determination of the frequency response but also proper sensor design, accurate modeling 
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of the sensor behavior, and better insight into the acoustic conditions at its sensing surface in 
order to obtain the physicochemical properties of the medium under study.  
1.2 Techniques of impedance spectrum analysis  
The fundamental approach of impedance spectrum analysis (also referred to as impedance 
spectroscopy) describes the method that determines the transfer function (voltage or current) 
of a device or system under investigation as a function of frequency by applying an electrical 
stimulus (voltage or current) with reasonably low amplitude to the electrodes of the particular 
device and records the response. In accordance with the aim of this work, the particular sensor 
constitutes the device under investigation whose measured response of the transfer function is 
related to the sensor impedance, which is related to the respective physical, chemical or bio-
logical properties of a medium under study. In principle, there are two basic measurement 
techniques widely used in the application of impedance spectrum analysis: time domain spec-
troscopy and frequency domain spectroscopy [3].  
Time domain spectroscopy (TDS) determines the impedance by applying a frequency-rich 
perturbation stimulus to the sensor and measures the response signal as a function of time 
with a transient recorder. In order to extract the frequency-dependent impedance, a 
time-to-frequency transformation is needed that converts the recorded time-varying response 
into the frequency domain using digital computation methods. The time-to-frequency conver-
sion methods are generally based on Fourier or Laplace transforms [25], or wavelet transform 
[26]. In general, any arbitrary time excitation (e.g. white noise, characteristic-shaped rectan-
gular pulses, voltage steps, or combination of superimposed sine waves) can be used to obtain 
the impedance response as a function of frequency, provided that it has the necessary frequen-
cy content in the desired frequency range [27]. Beside these traditional frequency-rich excita-
tion waveforms, sophisticated stimuli based on maximum length sequences [28] and biortho-
gonal symmetric wavelets [29] have been introduced recently. Beneficial of time domain 
spectroscopy, all frequency components of the spectrum are applied simultaneously and the 
whole spectrum is therefore obtained from a single set of data. However, the frequency reso-
lution and the lowest frequency component are determined by the reciprocal of the total re-
cording (sampling) time. In order to cover a broad frequency range, which demands a sam-
pling frequency of at least twice the highest frequency component in the excitation waveform, 
and fine frequency resolution, this technique tends to be computation intensive and, thus, in-
volves time-consuming calculations because a large number of samples must be recorded. 
Furthermore, with respect to the particular sensor application, optimization of both the specif-
ic shape of the excitation waveform and the time-to-frequency transformation is desired in 
order to obtain both the frequency coverage (resolution and range) needed and the enhanced 
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measurement accuracy desired [30]. Time domain spectroscopy is very popular for broadband 
dielectric spectroscopy in laboratory application [31].  
Frequency domain spectroscopy (FDS) determines the impedance by applying a monoch-
romatic (sinusoidal) stimulus to the sensor and measures the response signal. The impedance 
spectrum is obtained by sequential measurements for each single frequency considered to 
contribute to the spectrum. Beneficially, the experimental setup can easily be applied for vari-
ous sensor applications because there is no need for a specifically adapted excitation wave-
form and data analysis of the response signal. However, this technique is based on incremen-
tal measurements at single frequencies and the measurement tends therefore to be time-
consuming, in particular for sensor applications at lower frequencies.  
In principle, both techniques allow broadband impedance spectroscopy of liquids and biosys-
tems in various applications [5]. With time domain spectroscopy, however, it is challenging, 
and in practice not feasible, to exploit a versatile excitation waveform that allows wideband 
spectroscopy with an arbitrarily fine frequency resolution applicable to various sensor appli-
cations without the need for specific modification. Hence, time domain spectroscopy is well 
suited for broadband spectroscopy, especially adapted to applications in laboratories rather 
than for versatile and portable employment. In order to attain universal employment of the 
sensor electronics, this work is focused on frequency domain spectroscopy.  
1.3 State of the art of sensor electronics  
During the last decade, the number of custom-built electronics for impedance spectrum analy-
sis has noticeably increased. Depending on the specific application, sophisticated electronics 
were introduced, which are specially suited for low frequency impedance measurements (up 
to 1 MHz) used by electrochemical impedance spectroscopy (EIS) electrical impedance to-
mography (EIT) [32] – [39], and for higher frequencies (up to 30 MHz) applied for resonant 
BAW sensors [40] [41] [42]. In general, their restriction of the frequency range is caused by 
the specific application as well as the electrical measurement technique applied and the avail-
able electronic components employed. Most of them are primarily based on analog signal 
conditioning techniques to selectively determine the parameter of the response-signal fre-
quency. According to the principle of operation, analog techniques often require that the sig-
nal must be integrated over time, resulting in a time-consuming measurement method. When 
digital signal processing techniques are adopted, the proposed analyzer electronics mostly 
consists of conventional on-board processor boards or commercial off-board data acquisition 
cards (DAQ-cards). These solutions are often limited in their operating speed. Within the last 
few years integrated circuits (e.g. AD5933 from Analog Devices, Inc.), which comprise all 
necessary mixed analog/digital operations to perform impedance spectrum analysis up to 
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1 MHz, also became available. These components allow for very compact circuit designs, but 
these integrated solutions are still limited to lower frequencies.  
In order to provide impedance spectrum analysis for sensor applications, researchers at the 
Institute of Micro and Sensor Systems have also introduced sophisticated custom-built elec-
tronics in the last decade [43]. In the 2001s, Schröder et al. presented a single-board network 
analyzer based inferface electronics primarily intended for quartz crystal microbalance appli-
cations [44]. The operation of the inferface electronics was confined to a frequency range of 
5 MHz – 20 MHz and based on extensive analog signal processing. Latter had increased the 
time for data aquisition significantly. Hence, in order to provide very fast sensor data acquisi-
tion, in teamwork with Doerner we revised Schröder’s et al. inferface electronics and pre-
sented a single-board electronics in the 2003s, which was primarily based on high-speed digi-
tal signal processing [45]. Unfavorable, this electronics was designed for stationary sensor 
applications in labaratories. With the objective of establishing impedance spectrum analysis 
for in situ sensor applications, we recently introduced in [46] a stand-alone, universal imped-
ance spectrum analyzer electronics for laboratory as well as process automation applications. 
However, this analyzer electronics is limited to a maximum frequency of 150 MHz.  
1.4 Conclusions for the development of a wideband  
impedance-spectrum-analyzer electronics  
Presently, radio-frequency (RF) impedance spectroscopy over a broad frequency range is 
measured by standard benchtop instruments such as Network/Impedance Analyzers e.g. from 
Agilent, Inc., or Frequency Response Analyzers e.g. from Solatron, Inc.. Such benchtop in-
struments, however, are bulky, slow, restricted in the number of frequencies, and offer a large 
functionality that is not used in sensor applications. They are well suited for precision mea-
surements in stationary (laboratory) applications rather than for portable in situ sensor appli-
cations. Furthermore, due to their generally moderate measurement rate, conventional ben-
chtop instruments are not suitable for applications that require fast impedance spectroscopy 
analysis to track dynamic processes [26] [47], or for applications that utilize multi-sensor ar-
rays to increase the sensitivity of the sensor system. In order to investigate the desired physi-
cochemical properties of the medium under study, mathematical procedures extracting the 
specific parameter from the experimentally measured data are usually needed. These calcula-
tions, however, must be computed on external personal computers. Hence, there is a need for 
a stand-alone electronics that allows fast impedance spectrum analysis up to very high fre-
quencies for portable in situ sensor applications. 
This work aims to develop novel sensor electronics operating as a fast impedance spectrum 
analyzer with an enhanced frequency range and suitable for capacitive and resonant sensors. 
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Beside these specific sensor applications, in principle the electronics should be universally 
applicable to any sensor device that can be characterized by its impedance response in the 
specified frequency range. The RF frequency coverage is defined from 10 kHz to 1 GHz, with 
a fine frequency resolution of 1 mHz. This provides both narrowband impedance analysis 
required for resonant sensors and broadband impedance analysis over five frequency decades 
required to employ capacitive sensors for the dielectric spectroscopy. According to the 
IEC-444 standard for the measurement of quartz crystal unit parameters [48], the noise level 
of the excitation signal in the vicinity of 10 %±  to the carrier (stimulus frequency) have to be 
attenuated to a level of at least –60 dBc with respect to the carrier level. In addition, the power 
level of spurious signals and harmonics has to sufficiently be suppressed (usual attenuation: 
-40 dBc with respect to the carrier level). According to the specific sensor configuration, the 
power level of the stimulus shall be adjustable in the range from -20 dBm up to +15 dBm and 
controlled over the frequency range to ensure constant power conditions. In order to over-
come the limited frequency resolution of conventional benchtop instruments, the number of 
frequencies for both wideband and narrowband impedance analysis may not be restricted. 
However, this must not delay the measurement period significantly. To achieve fast spectrum 
acquisition rates, a measurement period that is significant lower than 1 ms for one frequency 
point is desired. Hence, in order to allow for fast impedance spectrum analysis, both a synthe-
sizer design with a very short frequency settling time and an analyzer design with a high-
speed data processing technique must be developed. Finally, in contrast to commercial ben-
chtop RF instruments, a compact design of the entire RF impedance spectrum analyzer elec-
tronics (referred to as RFISA electronics system in the following) is aimed at, which allows 
for portable measurement setups to establish in situ impedance spectrum analysis for sensor 
applications in laboratory as well as in industrial applications. Consequently, the development 
of sophisticated wideband analyzer electronics with minimized complexity of the circuit de-
sign but without deteriorated measurement accuracy is needed.  
The motivation has specified the requirements of the RFISA electronics system to give a 
guideline for electronics development. The theoretical background in Chapter 2 comprises the 
fundamentals and basic models for bulk acoustic wave resonators vibrating in thickness shear 
mode and capacitive sensor probes applied for in-liquid dielectric spectroscopy. The theory is 
limited to the fundamentals to preserve general validity for several sensor applications. A sur-
vey of conventional RF synthesizer topologies will be given in Chapter 3. A compact hybrid 
synthesizer topology combining various analog and digital synthesis techniques will be intro-
duced. Crucial design tradeoffs affecting the overall circuit complexity will be considered in 
Chapter 4. The circuit design of the RFISA electronics system will be described in Chapter 5. 
An overview of the digital system design implementation will be presented in Chapter 6. The 
work will be completed with measurement results in Chapter 7, and the summary and future 
advances in Chapter 8.  
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Chapter 2                            Formel-Kapitel 2 Abschnitt 1    
Theoretical background  
This chapter starts with an introduction to the principle of measurement for impedance spec-
trum analysis and describes the generic components of the analyzer electronics. After that, 
the primary topic is focused on the target sensing parameters of impedance responses ob-
tained from bulk acoustic wave sensors vibrating in thickness shear mode and capacitive sen-
sor probes employed for in-liquid dielectric spectroscopy. The theory is limited to the funda-
mentals to preserve general validity for several sensor applications. These representatives for 
acoustic microsensor applications (narrowband impedance spectroscopy) and capacitive sen-
sor applications (wideband impedance spectroscopy) are chosen because they specify differ-
ent measurement requirements on the frequency and impedance coverage for a versatile em-
ployment of the electronics system. 
2.1 Principle of measurement for impedance spectrum analysis  
The fundamental approach of frequency-domain impedance spectroscopy is to apply a low-
voltage sinusoidal signal o o o o oˆ( ) sin( )s v t V tω φ= = + , where oˆV  is the signal amplitude, 
o o2 fω π=  the angular frequency, of  the stimulation frequency, and oφ  the phase, to the sen-
sor and measure the resulting current response s s o sˆ( ) sin( )i t I tω φ= + , where sˆI  is the response 
amplitude and sφ  the impedance-dependent phase difference between the voltage signal ap-
plied and the current signal responded.  
The term spectroscopy is derived from the fact that the impedance is measured not only at a 
single frequency but also in a certain frequency range, allowing for determining the imped-
ance as function of frequency. This is accomplished by sweeping the stimulation frequency 
of  and measuring the current response at the respective frequency. 
In the frequency domain, the frequency-dependent, complex impedance is defined by the 
complex generalization of the Ohm’s law as the ratio of the Fourier transform of the complex 
voltage, o o o( j ) ( ) ( )V Vω ω φ ω= ∠  where o ( )V ω  is the magnitude, and complex current, 
s s s( j ) ( ) ( )I Iω ω φ ω= ∠  where s ( )I ω  is the magnitude,  
 o
s
( j )( j ) ( ) j ( ) ( ) ( )
( j )
VZ R X Z
I
ωω ω ω ω φ ωω= = + = ∠  (2.1) 
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where ( ) { ( j )} ( ) cos( ( ))R Z Zω ω ω φ ω= ℜ = ⋅  is the resistance constituting the real part of the 
complex impedance, ( ) { ( j )} ( ) sin( ( ))X Z Zω ω ω φ ω= ℑ = ⋅  is the reactance constituting the 
imaginary part of the complex impedance, 2 2 o s( ) ( ) ( ) ( ) / ( )Z R X V Iω ω ω ω ω= + =  is the 
magnitude, and o s( ) arctan( ( ) / ( )) ( ) ( )X Rφ ω ω ω φ ω φ ω= = −  is the phase angle. Resistance 
and reactance express the rectangular-coordinate form of ( j )Z ω  whereas magnitude and 
phase angle express the polar form of ( j )Z ω . The reciprocal of the impedance is the admit-
tance, ( j )Y ω , given by 1( j ) ( j ) ( ) j ( )Z Y G Bω ω ω ω− = = +  where ( ) { ( j )}G Yω ω= ℜ  is the 
conductance and ( ) { ( j )}B Yω ω= ℑ  the susceptance.  
In general, electronic instruments recording the response signal are voltage sensitive rather 
than current sensitive and thus a current-to-voltage conversion is usually required. The cur-
rent-to-voltage conversion can be expressed as ( j ) ( j ) ( j )s sV k Iω ω ω= ⋅  where ( j )k ω  de-
scribes the frequency-dependent, complex conversion factor and s ( j )V ω  the resulting com-
plex voltage. The conversion factor is specified by the particular conversion technique, name-
ly the circuitry accomplishing the conversion, and must accurately be defined at each single 
frequency.  
In practice, the conversion factor is determined by a calibration routine. Inserting ( j )k ω  into 
(2.1) yields o s( j ) ( j ) ( j ) / ( j ) ( j ) ( j )Z k V V k rω ω ω ω ω ω= ⋅ = ⋅ , where ( j )r ω  is the frequency-
dependent complex voltage ratio. Furthermore, Schröder points out that it is not essential to 
determine o ( j )V ω  and s ( j )V ω  directly [49]. Provided that the current-to-voltage conversion 
exhibits a linear transfer function, two voltages that are not directly related to the sensor im-
pedance can also be recorded for determination the sensor impedance by a measured voltage 
ratio. This allows a general expression of the principle of impedance measurement given by  
 a
b
( j )( j ) ( j ) ( j ) ( j )
( j )
VZ k k r
V
ωω ω ω ωω= ⋅ = ⋅  (2.2) 
where a ( j )V ω  and b ( j )V ω  are the frequency-dependent, complex voltages to be measured. 
With the application of Schröder’s calibration routine [44] [49], the residuals of the circuitry 
can be defined as a four-terminal network and the unknown impedance ( j )Z ω  is precisely 
determined by  
 open load shortload
load short open
( j ) ( j ) ( j ) ( j )( j ) ( j ) ( j ) ( j )
( j ) ( j ) ( j ) ( j )
r r r rZ k r Z
r r r r
ω ω ω ωω ω ω ω ω ω ω ω
− −= ⋅ = ⋅ ⋅− −  (2.3) 
where open ( j )r ω  is the frequency-dependent, complex ratio for the load condition open circuit 
( Z → ∞ ), short ( j )r ω  for the load condition short circuit ( 0Z → ), and load ( j )r ω  for the load 
condition well-known calibration impedance ( loadZ Z= ). Obvious from (2.1), impedance is a 
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complex number implying complex demodulation of the voltages a ( j )V ω  and b ( j )V ω . Com-
plex demodulation of the voltages requires frequency-selective determination of the inphase 
component (0°, according to the real part) and quadrature component (90°, according to the 
imaginary part) of the recorded signals as  and bs , where as  is the signal related to the sinu-
soidal voltage of channel A and bs  the signal related to sinusoidal voltage of channel B.  
The generic components of an electronic instrument performing impedance spectroscopy are 
shown in Figure 2-1. In order to accomplish the basic functionality, four internal units are 
essential for an impedance spectrum analyzer:  
• The synthesizer unit that stimulates the sensors by generating a low-voltage sinusoid-
al stimulus, os , with incremental swept excitation frequency, of .  
• The sensor interface unit that electrically and mechanically connects the sensor with 
the analyzer and provides signal separation into as  and bs . 
• The digital vector voltmeter that digitizes as  and bs  and computes the complex de-
modulation for determining the complex voltage ratio ( j )r ω  at the respective stimulus 
frequency. 
• The processor unit that computes the complex sensor impedance according to (2.2) 
and extracts the specific parameter from the sensor’s frequency response with regard 
to the target sensor application. 
 
Sensor interface
Synthesizer
Vector voltmeter
V
V
NetworkPr
oc
es
so
r
Sensor
os
as
bs
Z
Impedance spectrum
analyzer
A
B
S
 
Figure 2-1  Simplified block diagram of a generic impedance spectrum analyzer.  
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2.2 Impedance spectroscopy on bulk acoustic wave sensors  
Acoustic wave sensors utilize perturbation of a mechanical wave as the sensing mechanism. 
Their principle of operation is a traveling wave combined with a confinement structure to 
produce a standing wave whose frequency is determined by the velocity of the traveling wave 
and the dimensions of the confinement structure [50]. Consequently, acoustic wave devices 
are sensitive to changes in the characteristics of the path, intrinsic and extrinsic to the device, 
over which the wave propagates. A specific selectivity is typically achieved by coating a sur-
face region of the particular acoustic wave device with a thin sensitive film. However, acous-
tic sensing is possible only when the thin film or the adjacent medium interacts with the 
acoustic modes. Acoustic wave sensors are widely employed in physical, chemical, and bio-
chemical applications [10] [51] [52] [53]. Generally, acoustic wave devices are classified by 
the mode of wave propagation through or on the particular piezoelectric substrate material 
[52] [54]. If the wave propagates through the substrate of the device, the wave is referred to as 
bulk acoustic wave. The most commonly used bulk acoustic wave (BAW) devices are the 
thickness shear mode resonators, which are the focus in the following. Other acoustic wave 
sensors utilized for sensor application are the surface acoustic wave (SAW) device, the acous-
tic plate mode (APM) device, and the flexural plate wave (FPW) device. 
In principle, BAW resonators exploit piezoelectric materials to generate the acoustic wave by 
the converse piezoelectric effect. Piezoelectricity, which was discovered by Jacques and 
Pierre Curie in 1880 [55], is referred to the generation of electrical charges on the surface of 
the piezoelectric material by imposition of appropriate mechanical stress to it. Conversely, 
mechanical deformation arises by applying an electric field to the piezoelectric material. Fur-
thermore, the application of an oscillating electric field on a properly designed BAW resona-
tor generates a mechanical wave that propagates through the material. Any kind of piezoelec-
tric material can principally be employed in order to design BAW resonators vibrating in 
thickness shear mode. The most common crystalline materials used for BAW resonators are 
alpha quartz (SiO2) and lithium tantalate (LiTaO3). Recently, the piezoelectric material langa-
site (La3Ga5SiO14) is introduced as alternative to quartz. Langasite resonators are mainly em-
ployed in sensor applications at high temperature because they exhibit bulk oscillations at 
temperatures of at least 1400°C [56]. In order to understand the fundamentals of BAW devic-
es vibrating in thickness shear mode (referred to as TSM resonators in the following), an in-
troduction in the theory is given in the subsequent sections. Detailed explanation can be found 
in the literature, e.g. in [50] [54] [57]. Since crystalline alpha quartz (AT-cut) is the most 
common piezoelectric material for TSM resonators, the following remarks are focused on 
quartz crystal resonators (QCR). The piezoelectric material langasite and alpha quartz belong 
to the same crystal class and thus approaches known for quartz crystal resonators can also be 
applied for langasite crystal resonators.  
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2.2.1 Thickness shear mode excitation of quartz crystal resonators  
QCR devices vibrating in the thickness shear mode are excited by an external RF alternating 
electrical field applied to the piezoelectric material. Depending on the piezoelectric properties 
and the crystalline orientation within the resonator disk, a pure TSM in a AT-cut QCR device 
can be excited with an electric field parallel to the disk normal (thickness field excitation, 
TFE) or perpendicular to the disk normal (lateral field excitation, LFE) [50].  
The most common form of thickness-shear-mode excitation is the thickness field excitation. 
Such TFE-TSM resonator typically consists of a thin disk of the particular piezoelectric ma-
terial with circular electrodes patterned on both surfaces, as shown in Figure 2-2a. The appli-
cation of an electric field between the opposite electrodes (parallel to the disk normal) results 
in a shear deformation across the resonator thickness, d . Furthermore, an RF alternating elec-
tric field generates shear (transverse) waves that propagate in thickness direction between the 
opposite electrodes, reflect at the resonator surfaces, superpose with itself, and produce stand-
ing waves that bring the resonator disk into resonance. For a standing acoustic wave to ap-
pear, the thickness of the resonator must equal an odd multiple of half the acoustic wave-
length s N/v fλ =  where sv  is the shear wave velocity and Nf  the resonant frequency. Reson-
ance occurs at each odd harmonics (modes) of the fundamental frequency ( )N s / 2f N v d= ⋅  
where 1,3,5,...N = . Any change of the acoustic properties at the resonator surfaces results in 
a perturbation of the wave propagation and can be observed by changes of the resonant fre-
quency or the entire electrical resonance spectrum. Acoustic wave sensors based on TSM re-
sonators exhibit best sensitivity for the first modes and for higher operating frequencies.  
Based on QCR devices, the classical sensor application of TFE-TSM resonators is microgra-
vimetry, which was initially introduced by Sauerbrey in the 1959s. He demonstrated the ex-
tremely sensitive nature of QCR devices and presented the cardinal relation between the shift 
of the QCR’s resonant frequency and a thin, rigid added mass, mΔ , of a deposited film on its 
surface [58]  
 0
q q
2 mf f
A c ρ
ΔΔ = − ⋅ ⋅  (2.4) 
where 0f  is the fundamental (mechanical) resonant frequency, qc  the quartz shear modulus, 
qρ  the quartz density, and A  the electrode area. In the 1985s, Kanazawa and Gordon ex-
panded Sauerbrey’s description for measurements in Newtonian liquid media and presented in 
[59] the relationship between the frequency shift and the square root of the density, Lρ , and 
viscosity, Lη , of the Newtonian liquid, which is in contact with the QCR device,  
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 3/ 2 L L0
q q
f f
c
η ρ
π ρ
⋅Δ = − ⋅ ⋅ . (2.5) 
Caused from viscous loading, operation in liquid media additionally involves significant 
damping of the QCR device. The acoustic energy dissipation, which is represented by a resis-
tance shift 0.5L L( )R η ρΔ ∼ , exhibits also proportionality to the square root of the density-
viscosity product of the corresponding liquid [60] [61] [62] [63]. Hence, since recent decades 
QCR devices are widely employed for gravimetric and non-gravimetric applications of the 
quartz crystal microbalance (QCM) to sense mechanical loading effects (mass, density, and 
viscoelasticity) originated from the medium in contact with the QCR [9] [60] [64] [65] [66]. 
With respect to the crystallographic axes of the AT-cut QCR disk, lateral field excitation of 
shear (transverse) waves arises from an arrangement of the electrodes that produce a driving 
field parallel to the major surfaces (perpendicular to the disk normal) [67] [68]. As shown in 
Figure 2-2b, the applied electric field is in the plane of the plate and the acoustic wave propa-
gation is in thickness direction, perpendicular to the electric field. For lateral excitation of a 
pure TSM in an AT-cut QCR disk, the driving electric field must be in the direction of the 
crystallographic Z’-axis and the gap must be parallel to the X-axis. The electric field can ex-
cite an acoustic wave normal to its direction because the piezoelectric matrix of the crystalline 
material couples electrical and mechanical fields of varying orientations.  
Electric field 
direction
Sensing surface Reference surface Sensing surface Reference surface
Electrodes
Coating
(a) (b)
QCR disk
d d
Wave propagation
Figure 2-2 Electrode placement and driving electric field direction for thickness shear mode
vibration of a piezoelectric quartz crystal resonator by (a) thickness field excita-
tion (electric field is in the direction of the acoustic wave propagation) and (b)
lateral field excitation (electric field is in the plane perpendicular to acoustic
wave propagation). (Top view is marked by the dark area)  
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Lateral field excitation of a TSM resonator was first exploited by Atanasoff and Hart to de-
termine the elastic stiffness constants of quartz in the 1940s [69]. Other applications were 
focused on high-precision frequency control elements [70]. Recently, Vetelino et al. studied 
the lateral field excitation in the application of a new LFE-TSM resonator for in-liquid sens-
ing [14] [15]. Based on their works, Hempel et al. started to investigate the entire impedance 
spectrum of the LFE-TFE resonator in order to emphasize the benefits of the lateral field exci-
tation in advanced sensor applications [71] [72] [73]. Advantageously, in an LFE-TSM sensor 
design, both electrodes are located on only one (reference) surface and the exciting electric 
field is not only confined to the quartz crystal but also penetrates into the adjacent medium. 
Hence, the bare (sensing) surface of the LFE-TSM device, which interacts directly with the 
target analyte, allows an increased sensitivity to both mechanical (mass, density, viscoelastici-
ty) and electrical (conductivity, relative permittivity) property changes. In contrast, in a con-
ventional TFE-TSM sensor design, the sensing electrode shields most of the TSM electric 
field penetration into the adjacent medium with only a small fringing field at the sensing elec-
trode boundary penetrating into the adjacent medium, resulting in a minimal sensitivity to 
electrical property changes [74]. The LFE-TSM resonator’s high sensitivity to the electrical 
properties of an adjacent medium arises from a coupled acustoelectric effect [71]. A change of 
the electrical boundary conditions at the bare crystal-medium interface (sensing surface) con-
siderably influences the direction of the driving electric field and its distribution inside the 
crystal disk. This crucially alters the piezoelectric excitation mechanism, which is reflected in 
the acoustic properties of the LFE-TSM resonator.  
2.2.2 Modeling the sensor response of TFE-TSM resonators  
The acoustic interaction between the loaded TFE-TSM resonator and the adjacent medium 
(acoustic load) influences the electrical response of the sensor device considerably. In order to 
analyze the measured sensor response with respect to the properties of the adjacent medium, 
an electrical equivalent circuit approach describing the relation between the sensor impedance 
measured by the RFISA electronics system and the acoustic wave propagation influenced by 
the medium is required. In general, the wideband transmission line model (TLM) introduced 
in [50] [54] can be used to describe both the (piezoelectric) transformation between electrical 
and mechanical vibration and the propagation of acoustic waves in the system acoustic de-
vice-coating-medium in analogy to electrical waves.  
One representation of the TLM is the equivalent circuit from Krimholtz, Leedom, and Mat-
thaei (referred to as KLM-model) depicted in Figure 2-3a [75]. Definitions for the equivalent 
elements and a detailed model description can be found in [63] [76] [77]. The model is based 
on a one-dimensional solution of the equations of acoustic wave propagation and assumes a 
sensor configuration with infinite lateral dimensions compared to a finite thickness of the 
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crystal resonator. Usually, this is properly fulfilled by the design of the particular TFE-TSM 
resonator. For a single-side coated sensor (stress free surface at port GH) with an acoustic 
load at port EF, the relation between the complex acoustic load impedance, LZ , acting at the 
sensitive surface of the crystal resonator and the measurable complex electrical impedance, 
elZ , at the electrical port AB is given by 
 
( )2 L cq
el
0 L cq
2 tan / 2 /1( j ) 1
j 1 j /
jZ ZKZ
C Z Z
αω ω α α
⎛ ⎞−= ⋅ − ⋅⎜ ⎟⎜ ⎟− ⋅⎝ ⎠
 (2.6) 
where ω  is the angular oscillating frequency, ( )2 2q q q/K e cε= ⋅  is electromechanical coupling 
coefficient of the quartz material, qe  the piezoelectric constant, qε  the permittivity, 
q q/d cα ω ρ= ⋅ ⋅  the acoustic phase shift inside the QCR device, and cq q qZ cρ= ⋅  the 
characteristic acoustic impedance of the QCR device. The static capacitance enclosing the 
resonator is 0 q /C A dε= ⋅  where A  is the electrode area and d  the thickness of the crystal 
resonator. The acoustic load impedance represents the overall acoustic load at the interface 
between the sensor and the coating. It is related to all changes in the sensitive coating induced 
by chemical or physical effects. From (2.6) it is apparent that a change in L ( j )Z ω  results in a 
change of el ( j )Z ω . In general, the acoustic load impedance generated from a single film is a 
frequency-dependent, complex number given by  
 L L L L L( j ) j tan( / )Z G d Gω ρ ω ρ= ⋅ ⋅ ⋅ ⋅ ⋅  (2.7) 
where Lρ  is the density and L ( j )G ω  the (complex) shear modulus of the coated film. The 
real part of L ( j )G ω  is the shear storage modulus corresponding to the load’s capability for 
acoustic energy storage, and the imaginary part of L ( j )G ω  is the shear-loss modulus corres-
ponding to the load’s capability for acoustic energy dissipation.  
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Figure 2-3 Models of a loaded QCR device vibrating in thickness shear mode: (a) KLM 
representation of the transmission line model and (b) extended BvD equivalent
circuit. 
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At frequencies close to the resonance and provided that the resonator is weakly loaded, the 
KLM model can be simplified to the extended Butterworth-van-Dyke (BvD) equivalent cir-
cuit (Figure 2-3b), which provides the electro-mechanical analogy by lumped elements [60] 
[78] [79] [80] [81]. The extended BvD equivalent circuit for a loaded TFE-TSM resonator 
combines a parallel and series resonance circuit (motional branch). With the approximation of ( )2 2tan( / 2) 4 /α α π α≈ −  for the acoustic phase shift near the resonance, el ( j )Z ω  in (2.6) 
can be rewritten as  
 ( ) ( )0 Lel m m el el0 ext1( j ) ( ) j ( )jZ Z Z R XC Cω ω ωω= + = ++  (2.8) 
where el ( )R ω  is the resistance, el ( )X ω  the reactance, and extC  the external parallel capacit-
ance accounting to all parasitic effects of packaging or connecting. The complex motional 
impedance 
 0m 0 0 '
0
1( j ) j
j
Z R L
C
ω ω ω= + +  (2.9) 
arises from the mechanical resonance of the unperturbed TSM resonator, and, in series, the 
complex motional load impedance LmZ  is directly proportional to the acoustic load  
 
1
L cqL L
m 2
0 cq
j /1( j ) 1
2 tan( / 2)4
Z ZZZ
C ZK
αω ω α
−⋅⎛ ⎞= ⋅ ⋅ ⋅ −⎜ ⎟⎝ ⎠
. (2.10) 
The electrical admittance representation of (2.8) is 1el el el el( j ) ( j ) ( ) j ( )Y Z G Bω ω ω ω−= = + , 
where el ( )G ω  is the conductance and el ( )B ω  the susceptance. The lumped elements of the 
unperturbed TFE-TSM resonator described by 0mZ  represent mechanical energy losses and 
storage at the surface and depend on the resonator’s parameter. The capacitance '0C  represents 
the mechanical elasticity of the QCR device, the inductance 0L  the initial mass, and the resis-
tance 0R  the energy loss. Definitions for the equivalent elements of the unperturbed TFE-
TSM resonator in relation to physical characteristics can be found in [50] [60] [63] [78] [79].  
An approximation of the (complex) acoustic load impedance LZ  acting at the sensitive sur-
face of the TFE-TSM resonator in direct relation to the measurable resonance parameters, 
namely the resonant frequency shift, fΔ , and the change in the motional resistance, RΔ , in 
the extended BvD equivalent circuit, can be obtained from the acoustic load concept (ALC), 
which was introduced by Lucklum et al. [76] [79] [81] [82]. The change in the motional resis-
tance is equivalent to a change in the resonator’s quality factor, 0 0/Q L Rω= , due to the ex-
ternal load or any other reason of acoustic energy dissipation.  
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In principle, the ALC approximation can be applied for almost all typical load situations such 
as thin rigid films, viscous liquids, and viscoelastic polymers, which are typically used for 
chemical and biochemical sensing in liquid or gaseous media. As the primary result of the 
ALC approximation, the imaginary part of the acoustic load is related to the shift, fΔ , of the 
resonant frequency, resf , at the frequency point where the conductance spectrum becomes a 
maximum ( el,max el res( )=G G f )  
 { }L
0 cq
Zf
f Zπ
ℑΔ = −  (2.11) 
where 0f  is the resonant frequency of the bare resonator (see Figure 2-4). The real part of the 
acoustic load is related to the acoustic energy dissipation and is obtained by the change in the 
equivalent resistance ( 1el,max el res 0( ) ( )G G f R R
−= = + Δ )  
 { }L
0 cq2
ZR
L Zω π
ℜΔ = . (2.12) 
In sensor applications it is essential to determine fΔ  and RΔ  at the correct frequency in the 
resonance spectrum of the TFE-TSM resonator. As shown in Figure 2-5, four different reso-
nant frequencies are discernable when damping of the TFE-TSM resonator occurs. At the 
low-impedance resonance, the series resonant frequency separates into Zminf  the frequency at 
minimal impedance magnitude and sf  the frequency at zero phase at the low frequency 
branch. Similar, at the high-impdence anitresonance, the antiresonant frequency separates into 
pf  the frequency at zero phase at the high frequency branch and Zmaxf  the frequency at max-
imum impedance magnitude [78]. 
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Figure 2-4 Representation of (a) the impedance magnitude spectrum and (b) the conduc-
tance spectrum for unloaded and loaded quartz crystal resonators.  
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Figure 2-5 Impedance magnitude as a function of frequency for (a) low damping and (b)
high damping of a quartz crystal resonator.  
2.3 Dielectric spectroscopy on liquids  
Dielectric permittivity describes the interaction of a matter with an electric field. Dielectric 
spectroscopy measures the complex dielectric permittivity, ( j )ε ω , of the matter as function 
of frequency. It can be applied to materials that are, in general, regarded as non-conducting. 
The frequency range extends over nearly 18 orders in magnitude: from the µHz to the THz 
range close to the infrared region [5] [83]. Dielectric spectroscopy is sensitive to dipolar spe-
cies as well as localized charges in a material [3]. It determines their strength, their kinetics 
and their interactions. Dielectric spectroscopy also provides access to indirect values in par-
ticular the concentration of a specific component or mixture. Thus, dielectric spectroscopy is 
well suited for electrical characterization of dielectric material properties. When applying for 
process monitoring an appropriate sensor device is required. With respect to the target appli-
cation of capacitive sensor probes intended for in situ investigation of liquid substances [46] 
[84] [85], the following explanations are focused on in-liquid dielectric spectroscopy. The 
focus arises from its current importance in (bio-) chemical applications where dielectric spec-
troscopy is used to sense the molecular behavior of liquid substances [5]. The following sub-
sections provide a short introduction into the fundamental principle of dielectric spectroscopy. 
A comprehensive explanation can be found in several textbooks, e.g. in [3] [6] [83] [86] [87]. 
2.3.1 Dielectric mechanism  
For illustration of electric polarization, the parallel-plate capacitor in Figure 2-6 is assumed 
with the free space capacitance 0 0 /= ⋅C A dε , where -120 8.854 10  [F/m]≈ ⋅ε  is the dielectric 
permittivity of free space, A the electrode area, and d  the metal electrode spacing. General-
ly, a isotropic, dielectric medium filled into the capacitor increases the capacitance to 
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0 0 /= ⋅ = ⋅ ⋅C C A dε ε ε , where the relative dielectric permittivity ε  describes the dielectric 
properties of the medium. When an electric field is applied to a filled capacitor, the charges 
on the electrodes polarize the molecules of the medium. With small electric field strengths, JG
E , the electric displacement is given by  
 00 0D E E P D Pε ε ε= ⋅ ⋅ = ⋅ + = +
JG JG JG JG JG JG
 (2.13) 
where 0P Eχ ε= ⋅ ⋅
JG JG
 is the polarization of the dielectric material and describes the dielectric 
displacement that originates from the response of the dielectric medium to an external field. 
Hence, 
JG
D  in (2.13) can be separated into the free space contribution, 0D
JG
, and the contribu-
tion, P
JG
, of the medium. The electric susceptibility ( 1)= −χ ε  represents a measure how the 
dielectric material polarizes under the influence of an external electric field. With the applica-
tion of an alternating electric field, the relative permittivity is a complex, frequency-
dependent function given by  
 ( j ) '( ) j ''( ) ( j )ε ω ε ω ε ω ε ω δ= − = ∠  (2.14) 
where 2= fω π  is the angular frequency of the alternating electric field and δ  the dielectric 
loss angle [6]. The real part '( ) { ( j )}= ℜε ω ε ω  is defined as permittivity. It represents the 
component of the polarization in-phase with E
JG
 and is a measure of energy storage. The im-
aginary part ''( ) { ( j )}= ℑε ω ε ω  is defined as dielectric loss. It represents the component of 
polarization 90° out-of-phase with E
JG
 and is measure of energy dissipation. 
In general, different polarization effects contribute together to the overall dielectric permittivi-
ty and influcene the frequency response of ( j )ε ω  as shown in Figure 2-7 [6] [83] [87] [88]. 
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Figure 2-6 Schematic representation of a parallel-plate capacitor filled with a homogenous 
medium (left) and its parallel lumped-element circuit equivalent (right).  
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Resonance effects are associated with electronic or atomic polarization and arise from the 
rotations of atoms, ions, or electrons. The resonant frequency of the electronic polarization is 
in the range from 1014 Hz to 1015 Hz and for the atomic polarization in the range from 1012 Hz 
to 1013 Hz. They are at infra-red (IR) or visisble light (V) and ultra violet (UV) frequencies, 
respectively, and therefore out of the scope of this work. Relaxation effects are associated 
with permanent and induced molecular dipoles and associated with orientation polarization. 
Dielectric relaxation is usually observed in the frequency range from 103 Hz to 1010 Hz, 
which includes the intended frequency range of the scope of this work. 
At low frequencies the electric field changes slowly enough to allow dipoles to reach equili-
brium conditions before the electric field has changed. For frequencies at which the dipole 
orientations cannot follow the alternating electric field, the orientation polarization fails to 
reach its equilibrium conditions and contributes less and less to the polarization as the fre-
quency rises. The absorption of the electric field’s energy leads to energy dissipation, result-
ing in a corresponding peak of the loss factor ''( )ε ω  at the characteristic relaxation frequency 
relaxω . The characteristic time constant of such a relaxation process, which is the time for 
reaching new equilibrium after changing the excitation, is the relaxation time, -1relax relaxτ ω= , of 
the medium under study. Above the relaxation frequency, the electric field is too fast to influ-
ence the dipole rotation. A first comprehensive derivation of the theory modeling the dielec-
tric relaxation as a function of frequency was established by Debye. For non-interacting mo-
lecular dipoles rotating in a non-polar viscous environment, he introduced the Debye relaxa-
tion spectral function in the 1929s [86]  
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Figure 2-7 Schematic representation of the frequency response of dielectric mechanisms for
the frequency ranges: radio frequency (RF), infrared frequency (IR), visible light
(V), and ultra violet (UV).  
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relax
( j )
1 j
sε εε ω ε ωτ
∞
∞
−= + +  (2.15) 
where ε∞  is the high-frequency limit and sε  the low-frequency (static) limit of the complex 
dielectric permittivity ( j )ε ω . The parameters sε ε ε∞Δ = −  (dielectric relaxations intensity) 
and relaxτ  determine the characteristic Debye relaxations parameter. Equation (2.15) describes 
the dielectric spectrum of only a single Debye relaxation and does not include particle interac-
tions. It applies therefore to gases and dilute solutions only. The dielectric response of liquids 
deviates from the Debye relaxation due to the dipole-dipole interaction. For representation 
and comparison of experimental data obtained from non-Debye dielectric spectra, it is rec-
ommended in [89] to modify Debye’s equation by the Havriliak-Negami function  
 ( )relax
( j )
1 j
s
βα
ε εε ω ε
ωτ
∞
∞
−= + ⎡ ⎤+⎣ ⎦
 (2.16) 
where 0 1α< <  and 0 1β< ≤  are empirical shape parameter describing the broadness and 
asymmetry of the loss peak, respectively. They are introduced to account for higher-order 
relaxations processes. Depending on the molecular structure of the liquid under study, more 
than one relaxations process generally exists and thus each relaxations process has to be con-
sidered separately. A comprehensive overview for dielectric spectroscopy data treatment is 
given e.g. in [3] [6] [89]. 
At low frequencies, the overall DC conductivity, 0σ , can be originated from several conduc-
tions mechanism, but, in general, ionic conduction is the most prevalent mechanism. Ionic 
conductivity is caused by free ions in the liquid and introduces losses only. At low frequen-
cies, the effect of ionic conductivity is inversely proportional to the frequency and appears as 
1/f-slope of the ''( )ε ω  curve. To account for the effective increase in ''( )ε ω , (2.14) must be 
extended by the constant conductivity  
 0
0
( j ) '( ) j ''( ) σε ω ε ω ε ω ω ε
⎛ ⎞= − +⎜ ⎟⋅⎝ ⎠
. (2.17) 
Obviously, for low frequencies the conductivity contributions may significantly affect the 
dielectric contributions to ''( )ε ω . To reduce the conductivity effect in the evaluation of meas-
ured spectral data, a higher frequency range for measurement must be chosen.  
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2.3.2 Principle of measurement  
With regard to the design of Doerner’s sensor probe [46], in-liquid dielectric spectroscopy 
measures the impedance spectrum ( j )Z ω  of a liquid medium under study arranged between 
two electrodes, comprising a capacitive sensor probe as schematically represented in Figure 
2-6. The dielectric properties of the liquid medium, which is filled into or rinsed through the 
capacitive sensor probe, are determined by performing an isothermal measure as a function of 
frequency. Thus, an alternating electric field with variable stimulus frequency of  is applied to 
the pair of parallel sensing electrodes and interacts with the electric dipole moments of the 
liquid. The frequency-dependent, complex dielectric permittivity ( j )ε ω  spectra are evaluated 
from either the measured impedance ( j )Z ω  or the admittance ( j )Y ω  spectra of the capaci-
tive sensor probe.  
Assuming a homogenous dielectric medium under study and a well-defined geometry of the 
parallel-plate configuration so that fringing field effects are negligible, technically it is conve-
nient to model the electrical/dielectric properties by a generic capacitive sensor probe 
represented as appropriate lumped-element circuit equivalent [6]. As shown in Figure 2-6, it 
includes a complex admittance (Y ) that comprises an ideal capacitor (C ) related to '( )ε ω  in 
parallel with a ideal electrical resistor ( -1εG ) related to ''( )ε ω  and a electrical conductance 
( σG ) related to the liquid’s DC conductivity 0σ . Opposed to the series lumped-element cir-
cuit equivalent, the parallel equivalent circuit is the natural representation where physical 
phenomena (conductivity and polarization) occur in parallel [3]. Conversion into the complex 
impedance representation can be done by ( j ) 1/ ( j )Z Yω ω= .  
By application of (2.17), the frequency-dependent, complex admittance to be measured is  
 ( ) 0σ ε 0 0
0
( j ) ( ) j ( ) j ( j ) ''( ) j '( )Y G B G G C C σω ω ω ωε ω ω ε ω ε ω ωε
⎡ ⎤= + = + + = + +⎢ ⎥⎣ ⎦
. (2.18) 
Proposed that ( j )Y ω  is accurately determined by applying an adequate calibration method 
(e.g. as introduced in section 2.1), the dielectric frequency response of the liquid media under 
study, namely the spectra of the dielectric properties '( )ε ω  and ''( )ε ω , can be evaluated from 
the measured susceptance ( )B ω  and conductance ( )G ω  spectra, respectively.  
The generic lumped-element circuit equivalent described above does not account for the spe-
cific relaxation and conduction phenomena originated from the frequency-dependent electric-
al/dielectric properties of the liquid media filled into the capacitive sensor probe. To evaluate 
the dielectric frequency response, approaches for electro-physical modeling of the electric-
al/dielectric properties by a well-defined equivalent circuit must additionally account the spe-
cific molecular structure of the liquid substance and the effects of the electrode-dielectric in-
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terface. Various approaches for modeling the dielectric relaxation phenomena in accordance 
to the dielectric medium and application are presented in e.g. [3] [6] [83]. 
2.4 Summary and conclusions  
The aim of the previous chapter was to provide the fundamental theory of impedance spec-
trum analysis in the application of resonant microsensors based on TSM bulk acoustic wave 
resonators (narrowband impedance spectroscopy) and capacitive sensors probes used for in-
liquid dielectric spectroscopy (wideband impedance spectroscopy). These particular sensor 
applications were chosen because they specify different requirements on the measurement of 
impedance spectroscopy, which must properly be met by the RFISA electronics system.  
As described, a TSM resonator is highly sensitive to property changes of the acoustic and 
electrical conditions at its sensing surface. The sensor response is reflected in the shifts of the 
crucial resonance parameters Δf and ΔR. They are exactly extracted from the maximum of the 
resonator’s conductance spectra, which must be finely measured in the vicinity of the reson-
ance. Since the sensitivity significantly increases with increasing fundamental frequency or 
when taking into account additional evaluation of harmonics, this entails narrowband imped-
ance spectroscopy (usually in the order of 1% of the fundamental resonance) with arbitrarily 
fine frequency resolution (<1 Hz) in the vicinity of a high fundamental frequency (MHz-
range). Additionally, due to the resonator’s high Q-factor (usually in the order of 106 for an 
unloaded quartz crystal resonator), evaluation of the entire impedance spectrum not only at 
the low-impedance resonance but also at the high-impedance antiresonance implies accurate 
measurements over a wide impedance range (from few ohms up to several kiloohms). This is 
also essential when significant damping of the resonator’s vibration in the specific sensor ap-
plication (e.g. in liquids [64] or at high temperature [56]) occurs.  
In contrast, in-liquid dielectric spectroscopy for determination relaxations phenomena using a 
capacitive sensor probe implies admittance measurements over a broad frequency range from 
some Hertz up to the GHz-range to extract the medium properties '( )ε ω  and ''( )ε ω , and, in 
particular, the characteristic relaxations parameters relaxτ  and εΔ . In this application of wide-
band impedance spectroscopy, broad frequency coverage with a large number of frequency 
points is required whereas fine frequency resolution is not essential. In order to reduce the 
effect of the liquid’s ionic conductivity in the evaluation of measured spectral data, a lower 
frequency bound at 10 kHz is preferred. The upper frequency is limited to a maximum fre-
quency of 1 GHz due to the principle of measurement using a broadband capacitive sensor 
probe.  
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Chapter 3              Formel-Kapitel 3 Abschnitt 1          
Survey of RF synthesizer topologies  
With the aim of defining a target synthesizer topology with minimized circuit complexity for 
implementation in the impedance spectrum analyzer electronics, an overview of conventional 
synthesizer topologies suitable for radio frequency generation of sinusoidal waveforms is 
presented in following chapter. At first, the requirements, which determine the selection and 
the key components of the target synthesizer topology, are specified. Various generic topolo-
gies of conventional synthesizer designs along with their main characteristics are analyzed. A 
hybrid synthesizer topology, which includes the key components from each of these synthesiz-
er architecures, is finally presented.  
3.1 Overview of coherent frequency synthesis techniques 
Kroupa [90], Goldberg [91] and Popiel [92] in similar manner, define a coherent frequency 
synthesizer as a system, which generates one or more frequencies derived from a single time 
base (frequency reference). Hence, the frequency ratio of the output frequency, of , to the 
reference (input) frequency, if , is a rational fraction given by topology 
 o i/ /f f X Yξ = =  (3.1) 
where X and Y are mutually prime integers, and ξ  is the normalized frequency. In this case, 
the output frequency and the reference frequency are in harmonic relation and the stability 
and accuracy of of  are the same as stability and accuracy of if .  
For frequency-swept stimulation of the target sensor, the frequency synthesizer unit in the 
RFISA electronics system must provide an agile sinewave source with low phase noise, low 
spurious content, and arbitrary fine frequency resolution. Generally, there are several estab-
lished synthesizer topologies, which have been comprehensively described and investigated in 
the past [92] [93] [94]. Allthough all synthesizer topology share common features, they also 
exhibit significant differences as a result of the specifc system requirements that must be met 
[95] [96] [97] [98]. The particular design challenge for application in the RFISA electronics 
system is to find a reasonable compromise between the desired minimized circuit design and 
the synthesizer performance described before.  
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Generally, there are four conventional techniques for coherent RF sinewave synthesizes, 
which allow for implementation in the RFISA electronics system. As shown in Figure 3-1, 
they can be classified into two basic categories: direct and indirect synthesis. The direct syn-
thesis technique generates an output frequency derived from the single reference straightfor-
ward whereas the indirect synthesis technique generates the output frequency by utilizing a 
feedback system [96]. All these techniques have significant advantages and disadvantages. 
The requirements, which must be considered for comparison and evaluation of the particular 
synthesizer topologies, are:  
• the frequency coverage (tuning range and resolution),  
• the agility (tuning speed),  
• the narrowband spectral quality (spurious signals1 and phase noise2),  
• the wideband spectral quality (harmonics and sub-harmonics),  
• the circuit complexity. 
Ideally, the output of a frequency synthesizer is a single sinusoidal signal, constant in both 
amplitude and phase, and represented by a single line in the frequency domain. Thus, ampli-
tude and phase modulation and spurious signals are contaminants that must be avoided or, 
more practically, kept below the prescribed levels. A well-designed synthesizer is amplitude 
stable and therefore noise originated from phase modulation and spurious signals is predomi-
nant [99]. Phase noise is a critical design parameter in all synthesizer applications, but the 
                                                 
1 Spurious signals (abbreviated spurs) are undesired spectral components that appear at the output of the 
synthesizer, in addition to the carrier signal with frequency fo [131].  
2 Phase noise is the common denomination given to the energy present in the power spectrum of synthe-
sizers, in addition to the carrier and to deterministic spurious signals, representing unintended phase modulation 
of the carrier signal [131].  
direct synthesis indirect synthesis
frequency synthesis
direct analog synthesis
(DAS)
direct digital synthesis
(DDS)
phase looked loop
(PLL)
integer-PLL fractional-PLL
Figure 3-1 Classification of coherent frequency synthesis techniques.  
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critical frequencies where the noise is primarily important depend on the particular applica-
tion. The contaminations of the narrowband spectral purity may be random or discrete. As 
shown in Figure 3-2 there are two types of phase fluctuations in a narrowband close to the 
carrier (fundamental output frequency of ): the discrete spurious signals and the phase noise. 
The phase noise is random in nature and originated from random walk, flicker noise, and 
white noise. In practice, the most common characterization of phase noise of a signal source 
in the frequency domain is the single-sideband phase noise given by m s ssb( ) 10 log( / )L f P P= ⋅  
in dBc/Hz [99]. It is defined as the ratio of single-sideband power of phase noise, ssbP , at 
o mf f±  in a 1 Hz bandwidth, where of  is the carrier and mf  is the sideband frequency, with 
respect to the total signal power, sP . 
3.2 Direct analog synthesis 
In direct analog synthesis (DAS) (Figure 3-3), the output frequency, of , is obtained directly 
from the input reference frequency, if , by the frequency operation of mixing, multiplication, 
division, switching, and filtering [92]. Although many variations for the DAS architecture are 
feasible, for an efficient implementation of the circuit design operation in repeatable stages of 
decades, in which the output of one stage serves as the input of the next identical stage, is 
usually preferred [91]. The output frequency is given by 
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where if  are the base frequencies for the corresponding stage and J is the number of interme-
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Figure 3-2 Representation of the single-sideband phase noise to carrier ratio.  
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quency range, correlates with the gradation of the base frequencies and the number of inter-
mediate stages, thus increasing the design complexity and overall component count [98].  
The direct analog synthesis is mathematically described by operation of frequency division 
( o i /f f N= , where N is the integer division factor), frequency multiplication ( o if f M= ⋅ , 
where M is the integer multiplication factor), and frequency mixing. The latter is also related 
to frequency addition and subtraction. In practice, frequency division can be accomplished by 
analog circuits, which can be based on regenerative divider circuits [100] [101] or injection 
locked oscillators [102], and digital counter stages [93]. Analog circuit operation of frequency 
multiplication can only be accomplished by electronics that are capable of exhibiting con-
trolled nonlinear input-to-output transfer behavior. Nonlinear distortion is essential to gener-
ate new frequencies through the process of harmonic generation from the signal present at its 
input [103] [104]. The nonlinear operation of the electronics, however, produces an output 
signal that is rich in integer multiples (harmonics), which are all in relation to the input signal. 
The undesired harmonics can be on the order of or greater than the output frequency fo, and, 
thus, sufficient filtering is mandatory to suppress them or, more practically, to keep them be-
low a prescribed power level.  
When two input signals, additive or multiplicative, are applied to a nonlinear analog circuit, 
the nonlinearity produces two output frequencies, one at the frequency sum and another at the 
frequency difference between them. This frequency operation is referred to as (frequency) 
mixing, mathematically represented by the multiplication o lo rfs s s= × , where los  and rfs  are 
the corresponding input signals and os  the output signal. However, because of the necessary 
nonlinearity of the mixer circuit, not only the desired sum and difference frequencies but also 
feedthroughs of the input signals, harmonics of the input signals, and intermodulation prod-
ucts occur at the mixer output simultaneously, given by [103] [105] 
f2 f1
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Figure 3-3 Direct analog synthesizer architecture with two identical stages.  
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 o lo rf= ⋅ ± ⋅f n f m f  (3.3) 
where ,m n∈` , and lof  and rff  are the corresponding input frequencies expressed in the 
typical mixer notation [94]. Hence, sufficient filter stages applied to the output and input sig-
nals are mandatory to suppress the undesired spurious sidebands. 
The advantages of direct analog synthesizers are the fast agility, which depends solely on the 
switching time between the base frequencies and the response time of the filters, and, in 
theory, the almost arbitrarily fine frequency resolution [91]. In particular, when the interme-
diate stages operate at high frequency, the agility of the synthesizer mainly depends on the 
speed of the switch, which is generally fast, and does not depend on the settling time of the 
filter. Consequently, a well-designed DAS architecture provides fast frequency hopping in 
which the frequency resolution can be designed very fine without affecting the agility of the 
synthesizer.  
The disadvantages of the DAS architecture are the complex size and, in general, the poor 
phase noise performance [96]. A DAS architecture with wide absolute output frequency range 
and fine frequency resolution requires a sufficient number of intermediate stages and RF ana-
log circuit operations, thus making the design of the synthesizer difficult and hardware inten-
sive. Furthermore, an increasing number of analog circuits, and in particular an increasing 
number of mixer and multiplier circuits, will significantly decrease the spectral purity at the 
synthesizer’s output due to the affinity to generate an excessive number of spurious signals 
that have to be filtered sufficiently [97]. Adequate phase noise characteristics can only be 
achieved by proper designing with low noise components such that the additive phase noise of 
all components is considerable smaller than the multiplied phase noise of the reference fre-
quency [97].  
3.3  Direct digital frequency synthesis  
Direct digital frequency synthesizer (DDFS), also referred to as direct digital synthesis 
(DDS), produces an output signal in which the signal waveform is purely synthesized in the 
digital domain and then converted into the analog domain by a digital-to-analog converter 
(DAC) [91] [106] [107]. The DDFS is driven by the sampling clock, ddsclkf , and operates as 
reversed sampled system generating samples of a predefined sinusoidal waveform instead of 
sampling a waveform. The basic architecture of an accumulator based DDFS, which was 
firstly introduced by Tierney et al. in the 1971s [108], is depicted in Figure 3-4. In principle, 
it comprises two stages: (1) a numerical controlled oscillator (NCO) stage operating in the 
digital domain, and (2) a mixed/analog stage converting the sinusoidal waveform into the ana-
log domain. The output frequency of the DDFS is given by [106]  
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 o ddfsclk2r
PTW
f f⎢ ⎥⎣ ⎦= ⋅  (3.4) 
where ⎢ ⎥⎣ ⎦  denotes truncation to integer values. PTW is the phase tuning word that represents 
the r-bit binary expression of the phase increment (rate of phase change per clock period) 
o ddfsclk2 /f fθ πΔ = ⋅ , where 2 2r π . The PTW is loaded into the input register of a periodi-
cally overflowing phase accumulator (PACC) that produces the time-variant phase argument 
mod[ ] ( [ 1] ) Nn nθ φ θ= − + Δ  where mod N ( 2N π= ) describes the modulo operation of the 
PACC and n is the discrete time-domain index. The discrete phase sequence is then truncated 
to w bit to address the phase-to-waveform converter (PWC) that converts the instantaneous 
phase argument into corresponding d-bit amplitude samples of the sinusoidal waveform 
sin( [ ])nθ . Finally, the output waveform of the NCO is clocked into the DAC that generates 
an analog staircase approximation of the digital sinusoidal waveform.  
The average rate at which the PACC overflows establishes the desired output frequency (3.4). 
For large values of PTW, the phase sequence [ ]nθ  increases and overflows at a faster rate, 
and, thus, a higher frequency will be synthesized. Since the DDFS constitutes a sampled sys-
tem, the output spectrum contains the desired output frequency of  and, in addition, aliased 
frequencies (images) that occurs at multiples of ddfsclk of f±  in the corresponding Nyquist 
zone (NZ) (shown in Figure 3-5) [109]. Hence, a subsequent reconstruction filter at the DAC 
output is mandatory to attenuate the aliased frequency components. The output power of 
mixed/analog
+ PWC DAC
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Figure 3-4 Topology and signal flow of a direct digital frequency synthesizer. 
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DDFS is inherently affected by the roll-off characteristic of the sin(x)/x envelope caused by 
the sample and hold operation of the DAC.  
The advantage of the DDFS architecture is the capability to tune the output frequency with 
both arbitrarily fine frequency resolution, which is determined by r (typically 32 or 48 bit), 
and fast frequency hopping. From (3.4) it is obvious that frequency setting is rapidly accom-
plished by reprogramming the input register with the new PTW. Since the DDFS, in principle, 
acts as high-resolution frequency divider with ddsclkf  as its input and of  as its output, the 
phase noise of the clock source is improved by o ddfsclk20 log( / )f f , in decibels (dB), to the 
output [99] [105] [110]. Thus, large o ddfsclk/f f  ratios are desired. Moreover, commercial in-
tegrated circuits (IC) are available executing all DDFS functions on a single IC. Such 
DDFS-ICs require solely the external reconstruction filter and allows therefore for designing 
the entire synthesizer architecture with small size and low complexity. 
The disadvantages of the DDFS architecture are the limited RF output frequency range, the 
power consumption with increasing clock rate, and the relatively high noise and spurious sig-
nal level [97] [91] [106] [107]. Imperfections in the sinusoidal waveform generation by NCO, 
which are inherently caused from numerical distortion due to finite-word length effects and 
the linearity limitations of the DAC cause harmonically related spurs and phase modulation 
spurs around the carrier of  [111]. The phase modulation spurs can be as close as ddfsclk / 2
rf  
to of  [112]. The maximum output frequency from the DDS architecture is fundamentally 
limited by the Nyquist criterion3 to a bandwidth of ddfsclk / 2f . However, in practice, the finite 
roll-off characteristic of the analog reconstruction filter limits again the frequency upper 
                                                 
3 A continuous-time signal, whose spectral content is limited to frequencies smaller than half of the 
sampling frequency, can be recovered from its sampled version if the sampling rate is larger than twice the max-
imum signal bandwidth [190].  
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bound to approximately 40% of fclk to allow for reasonable suppression of the aliased and spu-
rious frequencies situated close to ddfsclk / 2f  [91]. 
3.4 Indirect frequency synthesis by integer-N PLL  
Indirect frequency synthesis utilizes the principle of phase locking feedback in generating 
frequency increments. Phase locked loop (PLL) synthesizers have been widely used in the last 
decades and they are still today the most suitable technique for synthesis of sinusoidal wave-
forms with high and very high frequency. Although the particular PLL architectures may take 
large variety topologies and complexity depending upon the specification that they must meet, 
they all have in common the use of single-loop or multi-loop designs of the classic PLL to-
pology introduced by Gruen in the 1953s [113].  
The basic integer-N PLL topology in Figure 3-6 constitutes a conventional negative-feedback 
control loop. It contains five essential elements [114] [115] [116]: (1) a programmable refer-
ence divider (1/R) producing the phase detector frequency, fpd; (2) a phase detector (PD); (3) 
an low-pass loop filter (LF); (4) a voltage-controlled oscillator (VCO) tuning the output fre-
quency, fo; and (5) a programmable feedback divider (1/N) producing the divided feed-back 
signal for the phase detector.  
The phase detector compares the phase of the periodic input signal against the phase of the 
divided VCO signal. Thus, the output of the phase detector is a measure of the phase error 
between the two inputs. Since phase detectors are generally nonlinear circuits, the phase error 
signal consists of a DC component, which is roughly proportional to phase error, and, in addi-
tion, higher frequency components. Hence, the error signal of the phase detector must be low-
pass filtered by the loop filter, whose DC control output is applied to the VCO. The control 
signal adjusts the VCO frequency in a direction that the phase error between the input signal 
and the divided VCO signal becomes zero.  
PD
VCO
1/N
1/R
fi fo
LFREF
fpd
fo/N
 
Figure 3-6 Generic topology of integer-N PLL synthesizers.  
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When the loop is phase locked (zero phase error), the control signal sets the average frequen-
cy fo of the VCO equal to an integer multiple N of the average frequency of phase detector fpd 
given by  
 o pd i /f f N f N R= ⋅ = ⋅  (3.5) 
where N is the integer value of the feedback divider and R the integer value of the reference 
divider. From (3.5) it is apparent that the output frequency fo can simply be changed by repro-
gramming the divider value N to a new value. This allows for tuning across the frequency 
range of the employed VCO in integer steps. The total output frequency range is determined 
by the tuning range of the particular VCO. 
The advantages of the integer-N PLL synthesizer are the ability to generate high-stable out-
put frequencies in a wide range by up-converting the input signal fi with low frequency into 
the desired output signal fo with high frequency and the reduced level of spurious signals ow-
ing to the low-pass filter action of the loop [97] [114] [115] [116]. No block in the PLL topol-
ogy has to operate at frequencies higher than the output frequency. Furthermore, commercial 
ICs are available executing all PLL functions on a single IC. This allows for designing the 
entire synthesizer architecture with small size and lower complexity. The PLL-IC requires 
only an external reference source, a VCO, and external components for the loop filter design. 
The disadvantage of the integer-N PLL synthesizer is that the minimum frequency resolu-
tion, or minimum step size, equals fpd. Hence, for a conventional integer-N PLL synthesizer 
that shall be capable of frequency hopping with fine resolution a low reference frequency fi 
and a high reference divider value R are essential. However, the loop bandwidth must be cho-
sen significantly lower than fpd to keep proper stability of the feedback loop and to achieve 
good low-pass filtering of input and loop noise [114] [115] [116]. Since the loop bandwidth is 
indirectly proportional to the settling time of the loop, a low loop bandwidth results in a slow 
tuning speed of the PLL. This adversely affects the capability of an integer-N PLL synthesizer 
to tune the output with both fine and fast frequency hopping. Furthermore, large division ra-
tios 1/N are mandatory to provide high frequency outputs fo with fine tuning resolution fpd. A 
high loop multiplication factor N, however, significantly increases the phase noise of the RF 
output signal [99]. Hence, there is always a tradeoff between the output frequency range, the 
frequency resolution (fpd), the loop bandwidth (related to fpd), and the loop settling time. A 
smaller loop bandwidth will improve the noise level but at the expense of the settling time. A 
larger loop bandwidth yields the opposite effect. [105] [110] [117] 
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3.5 Indirect frequency synthesis by fractional-N PLL  
As opposed to the integer-N PLL, the fractional-N PLL architecture in Figure 3-7 consists of 
a programmable feedback divider, whose alternating division ratio N or (N+1) is controlled by 
the repetitive overflow signal of a programmable accumulator (ACCUM). Its input, KW, is 
the m-bit binary representation of the fractional part of the divider ratio. The non-integer fre-
quency ratio of the fractional-N PLL is given by  
 o pd( )f N F f= + ⋅  (3.6) 
where N is the integer and F ( 0 1F≤ < ) the fractional value of the divider [118]. The duty 
cycle of the ACCUM output signal equals F and, thus, the average division ratio is equal to 
the non-integer division ratio.  
To achieve fractional dividing, the feedback divider operates as alternating integer divider. 
Hence, fractional-N counting is attained only on average, not uniformly, and the switching 
between division by N and (N+1) causes excessive phase jitter appearing as discrete spurs 
close to the carrier fo at the loop output [114] [118]. These spurs occur in pairs to fo at an off-
set frequency of pd0.1 F f± ⋅ ⋅  and its harmonics [114] [116] [115]. There are several noise 
cancellation techniques to improve the spectral purity, which, however, claim more circuit 
complexity. In particular, the use of Δ-Σ modulation techniques results in beneficial shaping 
of the phase noise by spreading the discrete spur energy evenly across some frequency range 
[119] [120] [121]. The noise is effectively attenuated by the low-pass filtering action of the 
loop. 
The advantage of the fractional-N PLL synthesizer is the capability to generate output fre-
quencies with finer frequency resolution than fpd because the division ratio in the feedback 
loop does not have to be an integer. Therefore, an fpd that is higher than the required frequency 
step size can be used, which allows for smaller value N, wider loop bandwidth and, respec-
PD
VCO
DIVIDE BY
N or N+1
1/R
fi fo
LFREF
fpd
ACCUM Overflow  
Figure 3-7 Generic topology of fractional-N PLL synthesizers.  
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tively, faster frequency setling. Moreover, a smaller N factor yields to lower input-to-output 
noise amplification. 
The disadvantage of the fractional-N PLL synthesizer results from the increased phase noise 
caused by, in general, the high level of discrete spurs close to fo. Consequently, noise cancel-
lation techniques and a sufficient low loop bandwidth are required to reduce the noise level by 
the low-pass filtering characteristic of the loop. The intensity of the spurs exerts therefore on 
both the spectral purity and the tuning speed of the fractional-N PLL synthesizer. 
3.6 Comparison and conclusions  
A comparison of the introduced topologies for conventional RF synthesizers is summarized in 
Table 3-1. Since the RFISA synthesizer unit must provide a compact and agile signal source 
capable of sinusoidal waveform generation from 10 kHz to 1 GHz with arbitrarily fine fre-
quency resolution, no single architecture in Table 3-1 meets all requirements alone. 
 
Table 3-1 Comparison of RF synthesizer topologies.  
 specification DAS DDFS integer-N PLL fractional-N PLL 
 tuning range o + ++ ++ 
 resolution ++ ++ – – + 
 tuning time + ++ – – o 
 spurious noise o – – ++ – 
 phase noise + + o o 
 power consumption – – ++ ++ 
 circuit complexity – – ++ ++ ++ 
 – – very bad o adequate ++ very good  
Although a proper designed direct analog synthesizer allows for fast waveform synthesis with 
fine frequency resolution, the hardware complexity, which rapidly increases for wideband 
application, makes a conventional DAS architecture only practicable for narrowband frequen-
cy applications in either low or high frequency range [98].  
The availability of PLL and DDFS ICs, allow very compact circuit designs for the RFISA 
synthesizer unit. However, for wideband DDFS operation up to 1 GHz it is imperative to 
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clock the DDFS with at least 2 GHz to fulfill the Nyquist criterion. Although the IC technolo-
gy has rapidly advanced, presented CMOS4 devices for DDFS with on-chip DAC can only be 
clocked with a maximum frequency of 1 GHz [122] [123]. Thus, their application is limited to 
output frequencies up to ≈ 400 MHz. A recently introduced DDFS device based on GaAs5 
technology offers now clock frequencies up to 10 GHz and can cover the desired output fre-
quency range [124]. The state-of-the-art for commercial available DDFS-ICs, however, is still 
confined to a CMOS device with maximum clock frequency of 1 GHz (e.g. AD9912 from 
Analog Devices, Inc.).  
In contrast to DDFS-ICs, the technology advances have enabled single PLL-ICs operating far 
above 1 GHz [125] [126]. Even a PLL-IC with integrated VCO was recently reported that 
operates up to 50 GHz [127]. Hence, a large number of commercial PLL-ICs suitable for par-
ticular applications are introduced to the market by many manufactures. With the application 
of single-loop PLL architectures, however, it is not feasible to achieve all: very fine frequency 
resolution, fast tuning speed, low phase noise, and low spur contamination. Moreover, the 
frequency tuning range of conventional VCOs is normally limited and, thus, they do not cover 
alone the desired output tuning range from 10 kHz up to 1 GHz.  
In conclusion, since no synthesizer topology provides all requirements specified in sec-
tion 1.4, a compact design approach combining the respective advantages is required. The 
hybrid synthesizer topology in Figure 3-8 comprises therefore a combination of two integer-N 
PLLs, which operate above 1 GHz. The PLL signals are applied to a mixer that, according to 
(3.3), down-converts the signals to the desired output signal, so. The hybrid topology shows 
the general mixer terminology where the frequency-fixed RF-PLL signal, srf, which will be 
frequency converted, is applied to the mixer’s RF-port (radio frequency port). The frequency-
shifting signal, slo, from the tunable LO-PLL is applied to the LO-port (local oscillator port) 
and the output signal, sif, appears at the IF-port (intermediate frequency port). To select the 
desired down-converted output signal so, the output signal sif is low-pass filtered by the 
IF-Filter having a pass-band bandwidth of if 1GHzB = . The tuning bandwidth of the LO-PLL 
frequency, lopllf , is specified at rfpll 1GHzf +  where rfpllf  is the fixed RF-PLL frequency. This 
theoretically yields a tunable output frequency in the range of oDC 1GHzf≤ ≤ . The fast and 
fine frequency-hopping capability of the DDFS is exploited for fine-tuning the LO-PLL fre-
quency lopllf  with the the DDFS frequency, ddfsf .  
Using (3.3), (3.4), (3.5), and provided that low-pass filtering is applied yield the mathematical 
expression for the desired down-converted output frequency  
                                                 
4 Complementary metal-oxide semiconductor (CMOS) 
5 Gallium arsenide (GaAs) 
 35 
 lopll lopllo lopll rfpll ddfs rfpll ddfsclk rfpll
lopll lopll 2
⎢ ⎥⎣ ⎦= − = ⋅ − = ⋅ ⋅ −r
N N PTW
f f f f f f f
R R
. (3.7) 
where the ⎢ ⎥⎣ ⎦  denotes the truncation to integer, Nlopll is the value the LO-PLL’s feedback 
divider and Rlopll the value of the LO-PLL’s reference divider. Since the RF-PLL is frequency 
fixed, the DDFS determine the overall frequency resolution of the hybrid synthesizer topolo-
gy. Hence, with rearranging of (3.7) and neglecting the term that describes the RF-PLL, the 
NCO’s phase accumulator resolution, which is needed to meet the specified minimum fre-
quency resolution of the RFISA synthesizer unit, is given by  
 
lopll
ddfsclk
lopll o,min
1ln( )
ln(2)
N
f
R f
r
⎡ ⎤⋅ ⋅⎢ ⎥⎢ ⎥= ⎢ ⎥⎢ ⎥⎢ ⎥⎢ ⎥
 (3.8) 
where ⎡ ⎤⎢ ⎥  denotes the ceiling operation and o,minf  is the minimum output frequency of the 
synthesizer unit.  
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Figure 3-8 Overview of the hybrid synthesizer: (a) topology and (b) frequency conversion 
scheme.  
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Chapter 4                    Formel-Kapitel 4 Abschnitt 1        
Design tradeoffs  
This chapter is focused on the design considerations that have decisive impact on the com-
plexity of the electronics system. The chapter is divided into the design considerations for the 
wideband-tuning DDFS-driven LO-PLL and the wideband digital vector voltmeter. The de-
sign of the DDFS-driven LO-PLL significantly influences the spurs and noise performance of 
the proposed hybrid synthesizer topology. Based on the review of the PLL basics and the spu-
rious contamination at the DDFS output frequency, the design challenge of finding a reason-
able tradeoff between the requirements on minimized circuit complexity, fast frequency set-
tling, and good spectral quality of the output signal of the DDFS-driven LO-PLL is described. 
Crucial specifications for the design of the DDFS are concluded. A direct sampling technique 
is proposed, which significantly reduces the complexity of the analog circuit design for the 
digital vector voltmeter. For parameter extraction of the directly sampled signals, a digital 
signal processing method based on sine-wave fitting is introduced.  
4.1 Design considerations for the hybrid synthesizer unit  
The proposed hybrid synthesizer architecture in Figure 3-8 advantageously combines various 
analog and digital frequency synthesies techniques. However, crucial design aspects must be 
considered to gainfully emphasize their individual benefits. The main design challenge con-
sists of finding a reasonable tradeoff between the requirements on minimized circuit complex-
ity, fast frequency settling, and good spectral quality of the output signal.  
In order to meet the requirements on the spectral quality as specified in section 1.4, minimiz-
ing the noise and spurs content of the output spectrum of the RFISA synthesizer unit is man-
datory. Since the RF-PLL is frequency-fixed, the output signal can be sufficiently band-pass 
filtered to allow for minimizing the noise and spur contamination at the RF-PLL frequency. 
However, due to the wideband LO-PLL design, the spectral purity of the LO-PLL signal sig-
nificantly influences the quality of the down-converted IF-signal. The mixing process super-
poses the LO-PLL signal spectrum on the RF-PLL signal spectrum and thus translates the 
LO-PLL phase noise and spurious signals to the IF-signal spectrum as well. Hence, the band 
of noise and spurious signals originated from LO-PLL signal spectrum surrounds the IF-
signal spectrum. Consequently, to achieve maximum spectral quality of the RFISA synthesiz-
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er output signal, the noise and spurious content of the LO-PLL output spectrum within the 
bandwidth of lopll iff B±  must meet the spectral requirements specified in section 1.4. Hence, 
the challenge for the DDFS-driven LO-PLL consists of finding a reasonable tradeoff between 
the requirements on proper loop action, fast frequency settling, and minimum spurious con-
tent of the LO-PLL output spectrum. Latter is mainly affected by the close-to-carrier spurious 
performance of the DDFS output signal. Evaluation of the PLL design aspects and the spu-
rious signals in direct digital frequency synthesizers is therefore mandatory to allow for a 
spur-optimized circuit design of the DDFS-driven LO-PLL along with minimzed complexity.  
4.1.1 Design aspects of charge-pump phase locked loops  
Nowadays, virtually all ICs for high frequency PLL-based frequency synthesizers utilize a 
PFD/CP structure. It combines a digital phase/frequency detector (PFD) with input frequency 
pdf  followed by a charge pump (CP). The purpose of the charge pump is to convert the logic 
states of the PFD into analog signals (charge pump current, icp) by generating positive and 
negative charges. For controlling the VCO’s output frequency, vcof , the low-pass loop filter 
converts the charges into the tuning voltage. An overview of important design parameters for 
the configuration of charge-pump PLLs follows. A comprehensive theory is presented in sev-
eral textbooks, e.g. [114] [115] [116] [128].  
In general, charge-pump PLLs are inherently and inescapably nonlinear circuits. Thus, the 
mathematical model of a PLL is described by a nonlinear differential equation. Furthermore, 
the charge-pump PLL performs a discrete-time (sampled) system because of the time-variant 
switching of the combined PFD and CP operation. If, however, the loop bandwidth, pllB , is 
narrow compared to the sampling frequency of the charge pump pdf , the operation of the loop 
can be investigated by continuous-time (averaged) analysis [128]. Moreover, in steady state 
working mode errθ  is generally small, which is a condition normally attained when the loop is 
locked, and the loop may be approximated by a linear feedback model [114]. According to the 
control theory for feedback systems, the loop transfer function, H(s), and the error transfer 
function, E(s), for the linear charge-pump PLL model in Figure 4-1 are given by  
CP LF VCO
cp CP err( ) ( )i s K sφ≈ ⋅ 2 LF cp( ) ( ) ( )v s F s i s= ⋅ VCOvco 22( ) ( )Ks v ss
πφ ⋅= ⋅ vco vco;f θpd pd;f θ cpi 2v
1
N
vco / Nθ
+
−
PFD
errθ+
Figure 4-1 Linear model and transfer functions of a charge-pump PLL. 
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 vco CP LP VCOF LP
pd F R CP LP VCO LP
( ) ( ) 2( ) ( )( )
( ) 1 ( ) ( ) ( ) 2 / ( )
s K F s KG s N K F sH s
s G s G s s K F s K N s K F s
θ π
θ π
⋅ ⋅ ⋅ ⋅ ⋅= = = =+ + ⋅ ⋅ ⋅ + ⋅  (4.1) 
 err
pd F R LP
( ) 1( )
( ) 1 ( ) ( ) ( )
s sE s
s G s G s s K F s
θ
θ= = =+ ⋅ + ⋅ . (4.2) 
where j j2s fω π= =  is the Laplace operator, pdθ  the PFD input phase, vcoθ  the VCO phase 
on the PLL output, and errθ  the error phase. F ( )G s  and R ( )G s  are the forward and reverse 
transfer functions, respectively, CP CP / 2K I π=  the combined gain factor of the PFD/CP, CPI  
is the nominal (average) charge-pump current, VCOK  the VCO gain factor, LP ( )F s  the loop 
filter transfer function, and CP VCO2 /K K K Nπ= ⋅ ⋅  is the effective gain factor.  
A typical charge pump generally comprises two current switches pumping or extracting cur-
rent into or from the loop filter. The loop filter converts the series of pulses into an average 
voltage proportional to the average current. Generally, the low-pass characteristic can signifi-
cantly be improved with increasing filter order. However, to maintain proper loop stability it 
is recommended to use low-pass filter designs that lead to a second-order PLL or approx-
imately to a second-order PLL by neglecting higher order effects [114]. To achieve a second-
order PLL, a single-pole filter transfer function such as given by LP 2 1( ) ( 1) /( )F s s sτ τ= ⋅ + ⋅ , 
where 1τ  and 2τ  are the specific time constants of the filter design, must be applied. Inserting 
LP ( )F s  into (4.1) and (4.2) yields the second-order transfer functions  
 
2
2 1 n n
2 2 2
2 1 1 n n
( 1) / 2( )
/ / 2
N K s sH s N
s s K K s s
τ τ ζ ω ω
τ τ τ ζ ω ω
⋅ ⋅ ⋅ + ⋅ ⋅ ⋅ += = ⋅+ ⋅ ⋅ + + ⋅ ⋅ ⋅ +  (4.3) 
 
2
2 2
n n
( )
2
sE s
s sζ ω ω= + ⋅ ⋅ ⋅ +  (4.4) 
where n 1/Kω τ=  is the natural frequency of the loop and 2 n / 2ζ τ ω= ⋅  is the damping 
factor. Natural frequency and damping factor are the basic loop parameters to specify the 
second-order charge-pump PLL and to define the PLL loop bandwidth, pllB .  
The amplitude responses for ( )H s  and ( )E s  for various values of ζ  are plotted in Figure 
4-2. Inspection of their specific nature reveals the two basic categories of phase-filtering op-
erations, which generally appears in a PLL. The basic character of H(s) performs a low-pass 
filtering operation on the phase modulation of the input signal and allows that input phase 
modulation within the loop bandwidth pllB  (referred to as in-band in the following) is trans-
ferred to the VCO output phase. In contrast, input phase modulation outside the loop band-
width (referred to as out-band in following) is attenuated. The character of E(s) performs a 
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complementary high-pass filtering operation. As shown in Figure 4-2, the damping factor 
singnificantly affects the -3 dB cutoff frequency and the gain peaking. The latter will be trans-
formed into overshoot in the time-domain transient response of the loop.  
Settling time, which is also related to the loop transfer function, is another important perfor-
mance aspect. PLL settling time is determined by the time necessary for the PLL to settle 
within a specified frequency window after a frequency change has been occurred. Analytical-
ly, the settling time is a function of nω  and ζ , and can be obtained from the time-domain 
transient response. In general, PLL settling time is inverse proportional to the loop bandwidth. 
Since the PLL is a feedback system, oscillation will arise whenever the denominator in (4.3) 
equals zero. Consequently, proper choice of the loop parameters is essential to maintain loop 
stability. There are two sources for the stability limit in charge-pump PLLs. The first stability 
limit arises from the sampling operation. Gardner points out in [128] that a second-order 
charge-pump PLL will become unstable if the loop gain is made so large that the loop band-
width becomes comparable to the sampling frequency pdf . Hence, to avoid loop instability, 
the minimum input frequency has to exceed at least ten times the loop bandwidth (Gardner’s 
stability limit: ( pll pd10B f< ). The second stability limit derives from the conventional control 
theory and will be obtained from the open-loop characteristic.  
With application of the Bode plot criterion of stability [114], the stability of a PLL is meas-
ured by the phase margin, pmψ , of the open-loop transfer function F R( j ) ( j ) ( j )G G Gω ω ω= ⋅ . 
The phase margin is given by pm gc[ ( j )]Gψ ω π= ∠ +  where gcω  is the gain crossover fre-
quency defined by gc( j ) 1G ω =  (0 dB). A PLL is stable if pm 0ψ >  and unstable if pm 0ψ < . 
For proper loop stability, a PLL should have a phase margin of at least 45°. The Bode plot for 
the open loop gain and phase of (4.3) is shown in Figure 4-3 for several values of ζ , where 
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Figure 4-2 Magnitude response of a simulated second-order PLL for different damping fac-
tors normalized to natural frequency: (a) loop transfer function and (b) error
transfer function in double logarithm scale. 
40 
the phase margin for 0.5ζ =  is exemplified. From Figure 4-3 it is apparent that higher damp-
ing factors significantly improve the phase margin and thus the stability of the loop. 
In terms of PLL performance, the phase noise and spurs characteristic of the output signal is 
another important design tradeoff. There are, in principle, three sources of noise in PLL sys-
tems [117] [129] [130]: (a) noise introduced by the reference source that generates the phase 
detector frequency pdf ; (b) noise originated from the loop components (phase detector, charge 
pump, loop filter, frequency divider); and (c) noise introduced by the VCO. Due to the 
low-pass characteristic of the loop transfer function (4.3), the out-band noise originated from 
(a) and (b) will effectively be attenuated whereas the in-band noise will be amplified by the 
loop gain and translated to the VCO output. At the output of a single-loop PLL, the power 
level (in dB) of in-band noise (and spurs) is significantly increased by the value of N given by  
 o pd 20 log( )P P N= + ⋅  (4.5) 
where pdP  is the summed up additive noise power (in dB) sourced from (a) and (b). Hence, 
the PLL’s output phase noise and spurious characteristic is adversely affected by large feed-
back-divider ratios. In contrast, due to the high-pass characteristic of the error transfer func-
tion (4.4), the VCO’s in-band phase noise close to the carrier vcof  is attenuated. Thus, com-
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Figure 4-3 Frequency response of the simulated open loop gain for a second-order PLL for
different damping factors normalized to natural frequency.  
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pared to a free-running VCO, the PLL may improve the in-band noise characteristic of the 
phase-locked VCO.  
In addition to the various noise sources, non-idealities in the combined PFD/CP operation 
cause feedthrough of the phase detector frequency pdf . It appears as modulation on the VCO 
tuning voltage. Due to the sampling action of the PFD/CP, the modulation occurs on the VCO 
output frequency as high-level frequency modulation sidebands at multiples of pdf . The side-
band spurs are given by vco pdf n f± ⋅  where n ∈`  [131]. In general, feedthrough of pdf  is 
mainly caused by leakage current effects originated from the charge pump, VCO, loop filter 
components, and from mismatch in the charge-pump up and down current sources. These ef-
fects inevitably enforced alternating correction pulses even in the lock condition of the loop. 
The relative amplitude of the spurious signals is determined by the trans-impedance of the 
loop filter, the magnitude of the DC leakage current, and the value of the phase detector fre-
quency. It is independent on the nominal charge-pump current [132]. 
In summary, the design of the basic loop parameter bandwidth and damping, which are 
mainly determined by the loop filter characteristic, involves several tradeoffs to achieve the 
required overall performance with respect to settling time, in-band and out-band phase noise, 
loop stability, and spurs suppression. The design tradeoffs are summarized in Table 4-1. Ob-
viously, a wide loop bandwidth is essential to allow for fast frequency settling of an integer-N 
PLL. To achieve also good spectral quality of the output signal, a low feedback-divider value 
must be preferred to avoid significant amplification of the power level of in-band noise and 
sideband spurs. In accordance to Gardner’s stability limit, an integer-N PLL design with wide 
loop bandwidth and low feedback-divider value, however, requires a high-frequency phase 
detector input signal with excellent in-band ( pd lopllf B± ) spectral quality to avoid deteriora-
tion of the output spectral quality.  
 
Table 4-1 Summary of PLL design tradeoffs.  
 design tradeoffs loop bandwidth damping 
 faster settling wide under 
 better stability narrow over 
 lower in-band phase noise narrow — 
 better spur suppression narrow — 
 low overshoot — over 
42 
4.1.2 Spurious signals in direct digital frequency synthesizers  
As mentioned in Section 3.3, the main disadvantage of the DDFS is the typical high spurious 
and noise content in the output spectrum. This is caused by quantization effects of the numer-
ical controlled oscillator (NCO) operation and linearity limitations of the digital-to-analog 
converter (DAC) operation. Particularly, the DDFS output spectrum suffers from spurs that 
appear very close to the carrier, ddfsf , difficult to suppress by the reconstruction filter.  
Spectra of the discrete NCO output sequences for different normalized output frequencies 
ddfs ddfsclk/f fξ = , which are generated very close to each other, are shown in Figure 4-4. The 
spectra were computed using the Discrete Fourier Transform with 7-term Blackman-Harris 
window. A NCO design with a phase accumulator (PACC) resolution of r = 32 bit, a phase-
to-waveform converter (PWC) input resolution of w = 12 bit, and an output amplitude resolu-
tion of d = 10 bit was chosen. Since Figure 4-4 shows spectra prior to digital-to-analog con-
version of the discrete NCO sequence, the plots reveal the frequency response due to algo-
rithm nonlinearities (numerical distortions) inherent in the NCO. It is evident from comparing 
the spectra that even a small change of frequency results in a significant change of spectral 
shape of the NCO output sequence. The DDFS output spectra will additionally be corrupted 
by the operation of the particular DAC. Thus, knowledge about the sources of spurious sig-
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Figure 4-4 Spectra of sinusoidal waveforms generated by a numerical controlled oscillator
for various normalized output frequencies (frequency axis is normalized to the
sampling clock frequency).  
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nals and their expected amplitudes and frequencies are requied for appropriate configuration 
of the DDFS architecture to achieve a high-frequency DDFS output signal with good in-band 
( ddfs pllf B± ) spectral quality.  
In addition to the images of the desired signal frequency (see section 3.3), a conventional 
DDFS architecture has six principal sources of noise and spurious signals [106] [107]:  
(1) numerical distortion due to quantization of the phase tuning word,  
(2) numerical distortion due to truncation of the phase accumulator bits,  
(3) numerical distortion due to quantization of the sinusoidal waveform samples,  
(4) numerical distortion due to the algorithm of the sinusoidal waveform representation, 
(5) distortion due to the nonlinearities of the digital-to-analog converter, and  
(6) phase noise of the sampling clock. 
The sources of numerical distortions are originated from the NCO operation. The numerical 
distortions appear simultaneously and exercise mutual influence on each other [111]. Due to 
the periodical operation of the NCO in the digital domain, all parameters, mathematical opera-
tions, and numerical distortions are represented by numbers and thus deterministic. Hence, the 
periodicities of the desired signal sequence and the quantization errors can completely be cal-
culated, e.g. by computing the Discrete Fourier Transform as shown before. Due to the inhe-
rent sampling operation of the DDFS, aliasing causes that the spurious signals originated from 
numerical distortions may fold back into the desired DDFS output bandwidth. Spurious fre-
quencies greater than the Nyquist frequency are folded back within the 1st Nyquist zone and 
possibility overlapping. Frequencies in odd Nyquist zones fold back directly onto the 1st Ny-
quist zone while spurious frequencies in the even zones fold back in mirror fashion onto the 
1st Nyquist zone. This result in a high density of spurious signals close to ddfsf .  
The numerical distortions due to truncation of the PACC’s instantaneous phase word address-
ing the PWC (as shown in Figure 3-4), and due to the quantization of the amplitude samples 
present a major contribution to the spurious content at the DDFS output frequency. Combin-
ing both effects, the numerical sequence of the NCO in the DDFS architecture is given by  
 [ ] [ ] [ ]( )nco aq pq2sin 2rnx n e n PTW n e nπ
∞
=−∞
⎛ ⎞= + ⋅ ⋅ −⎢ ⎥⎣ ⎦⎜ ⎟⎝ ⎠∑  (4.6) 
where ⎢ ⎥⎣ ⎦  denotes truncation to integer values, n  is the discrete time-domain index, aq[ ]e n  
the quantization error sequence associated with amplitude quantization, and pq[ ]e n  the quanti-
zation error sequence associated with phase truncation [106]. The phase and amplitude sample 
sequences of the NCO are periodic. Consequently, the corresponding quantization error se-
quences are periodic in the time domain as well, and the errors therefore appear as discrete 
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spectral lines in the frequency domain. The amplitude quantization, which is permanently 
present, causes harmonically related spurs whereas phase truncation produces phase modula-
tion spurs close the desired carrier ddfsf  [111].  
Phase truncation of the instantaneous phase accumulator output sequence before being fed to 
the PWC is essential in a conventional DDFS architecture to maintain the PWC memory size 
( 2r d×  bits) reasonable without sacrificing frequency resolution. Only w most significant bits 
out of all r bits are retained and b r w= −  least significant bits are discarded. Phase truncation 
occurs only when gcd( , 2 ) 2r bPTW < , where gcd( , )x y  represents the greatest common divi-
sor of PTW and 2r . If gcd( , 2 ) 2r bPTW ≥ , then the phase increment bits are zeros below 2b 
and no phase error occurs. However, there are only 2b phase tuning words out of a total of 2r 
that do not generate phase truncation related spurs. The phase error sequence eq[ ]e n  can be 
modeled as the sampled values of a continuous time sawtooth waveform identical to the 
waveforms in Figure 4-5, but generated by a phase accumulator with b-bit word length. This 
yield an equivalent input phase tuning word of (PTW)mod b where (x)mod b describes taking the 
integer residue of a number modulo 2b [133].  
Phase truncation spurs are proportional to the weight of the discarded bits and, therefore, are 
not typically issues. In general, there are different methods of functional mapping from phase 
to sine amplitude in DDFS designs [107] [134]. Pratical implementations of the PWC opera-
tion may employ simple look-up table operation or algorithm approximations of the sinusoid-
al waveform representation. Due to the finite precision, the non-ideal waveform representa-
tion causes additional numerical distortions, resulting in different sets of spurious signals spe-
cific to the PWC implementation.  
A comprehensive analytical derivation of the phase truncation effects has been elaborated by 
several authors in the past, particularly by Mehrgardt [135], Nicholas et al. [133], Kroupa 
[136] [137] [138], and Jenq [139]. They presented analytical expressions for computation and 
thus for prediction of the relative magnitude and the spectral distribution of the phase trunca-
tion spurs. Torosyan et al. recently presented in [140] an algorithm for computation of DDFS 
output spur magnitudes and locations in the presence of both phase truncation and arbitrary 
(non-ideal) implementation of the mapping function into the PWC. Exact prediction of the 
spurious frequencies allows for suitable frequency planning with low spurious contamination 
at the DDFS output frequency when narrowband frequency tuning is desired. For wideband 
frequency tuning, however, suitable frequency planning is not feasible.  
A main result is that the number of phase truncation spurs, given by (2 / gcd( , 2 )) 1−b bPTW , 
and their magnitude only depend on PTW through gcd( , 2 )bPTW  [133]. Values of PTW that 
have the same gcd( , 2 )bPTW  result in output spectrums with the same number of spurs and 
with their respective amplitudes unchanged. Only the position of each phase truncation spur is 
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altered and depends on the content of the discarded bits. The worst case phase truncation spur 
is obtained when 1gcd( , 2 ) 2b bPTW −=  and its level describes the minimum carrier-to-spur 
ratio of the phase truncation spurs  
 ddfs 6.02 3.92SFDR w= ⋅ −  (4.7) 
where SFDR is the spurious-free dynamic range6 in dBc, w is the number of non-truncated 
phase word bits addressing the PWC [133] [139]. The sum of the discrete spurs due to quanti-
zation of the amplitude samples is approximately equal to the integrated signal-to-noise ratio7, 
in dB  
 ddfs 6.02 1.76SNR d= ⋅ +  (4.8) 
where d is the bit width of the amplitude samples [91] [106] [141]. Obviously from (4.7) and 
(4.8), to ensure that the high level spurious signals due to phase truncation do not exceed the 
background noise floor caused by amplitude quantization, it is necessary to specify  
 2w d≥ + . (4.9) 
As the consequence of operating in the discrete domain with finite accuracy and not in the 
continuum domain, the behavior of the DDFS spurious spectrum for different values of the 
phase tuning word PTW is intrinsically linked to the numerical properties of the phase accu-
mulator [133]. While the NCO generates a average output frequency given by (3.4), there is 
another numerical period that is generated by the periodicity of the discrete phase accumulator 
output sequence [ ]nθ . The numerical period of [ ]nθ  is defined as the minimum value P for 
which [ ] [ ]n n Pθ θ= +  for all n.  
As shown in Figure 4-5, the numerical period P  depends on the value of PTW. In general, the 
numerical period P  (in clock cycles), is given by 2 / gcd( , 2 ) 2r r rP PTW= ≤  where gcd( , )x y  
represents the greatest common divisor of PTW and 2r . Nicholas et al. reports in [133] that 
the spectrum of the numerical sequence of the NCO prior to digital-to-analog conversion is 
characterized by a discrete spectrum consisting of P  spectral lines. The spectral lines are un-
iformly spaced on the frequency axis and symmetric about the origin in the frequency domain. 
The spectral lines of the numerical sequence are harmonically related to the base frequency 
given by  
                                                 
6 Spurious-free dynamic range (SFDR) is the power ratio of the carrier (fundamental) and the largest 
harmonically or non-harmonically related spur [191]. 
7 Signal-to-noise ratio (SNR) is the ratio of the signal power and the noise power within a certain band-
width, usually, the Nyquist bandwidth, e.g., half the sampling frequency [191]. 
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 base ddfsclk
gcd( , 2 )
2
r
r
PTWf k f= ⋅ ⋅  (4.10) 
where ,0 1∈ ≤ ≤ −`k k P . Equation (4.10) also includes the location of the desired output 
frequency ddfsf . There are only r-1 phase tuning words that satisfy 
1
ddfsclk ddfs ddfsP T T f
−⋅ = =  
due to gcd( , 2 )rPTW PTW= . The majority of phase tuning words, however, create a residual 
phase word at the point at which the phase accumulator overflows. This cause a disparity be-
tween the phase accumulator period ddfsclkP T⋅  and the desired average signal period oT . As 
mentioned, r must be very large (r > 24) to achieve fine frequency resolution at high DDFS 
clock frequency. This, however, yield a large number of spectral lines in the output spectrum, 
resulting in spurious phase modulation very close to carrier ddfsf  [107]. For example, if PTW 
is an odd integer then 2rP =  in all cases. Obviously from (4.10), an odd integer value of 
PTW produces spur components that are symmetrically located in pairs around the carrier 
ddfsf  as close as ddfsclk / 2
rf .  
Although, all numerical distortions are theoretically predictable, the predictability of the entire 
DDFS noise and spurs contamination is lost in the mixed analog/digital stage of the DDFS, 
namely due to the non-linear and non-ideal DAC attributes. Their mathematical analysis is 
difficult and the ability to predict the spectral performance is only as good as the DAC model 
or the knowledge about the real performance of the digital-to-analog conversion is [91]. 
Vankka [106] confirms this and supplements the only reliable method for obtaining know-
ledge about the spectral and noise purity is to have the DAC characterized by hardware test in 
the laboratory. In particular, DAC nonlinearities, switching transients, and sampling clock 
feedthrough introduce harmonics of the carrier ddfsf , harmonics of the sampling clock ddfsclkf , 
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Figure 4-5 Output phase sequence of a 4-bit phase accumulator for a phase tuning word of
(a) two and (b) five.  
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and numerous mixing products of the harmonics. This produces significant harmonic distor-
tion at the DDFS output.  
If the DDFS sampling clock suffers from jitter, then the NCO and the DAC will non-
uniformly be clocked. This yields a spreading of the spectral lines at the DDFS output fre-
quency, deteriorating the spurious performance close to the carrier ddfsf  as well. Consequent-
ly, the output phase noise performance must be improved by a large ratio between ddfsclkf  and 
ddfsf  given by o clk ddfsclk ddfs20 log( / )P P f f= +  where clkP  (in dB) is the phase noise of the 
sampling clock [106].  
In summary, the various noise and spur sources critically affect both the wideband and the 
narrowband spurious content of the DDFS output spectrum. The numerical operation of the 
phase accumulator and the phase tuning word determine the distribution of the spurious sig-
nals at the DDFS output frequency. Due to the, in general, high values of r for the required 
fine frequency resolution of the DDFS, a high density of spurious signals close to ddfsf  appear 
at the DDFS output frequency. However, the level of the spurious signals is affected by the 
particular design of the phase-to-wavefrom converter implementation and the digital-to-
analog converter. The latter contributes additional harmonic distortions due to its non-ideal 
conversion characteristic. The predictability of the spur frequencies aids in the choice of an 
optimal frequency plan to achieve excellent close-to-carrier spurious performance in narrow-
band tuning application. However, this is not feasible for wideband application. Since the 
high level close-to-carrier spurious signals due to numerical distortions are inevitable for 
high-frequency operation with fine frequency resolution, proper configuration of the NCO 
design according to (4.9) is essential to allow for generating high-frequency DDFS output 
signals with good in-band ( ddfs pllf B± ) spurious performance.  
4.1.3 Hybrid phase locked loops 
In principle, there are two hybrid topologies for fast-settling DDFS-driven PLLs, which allow 
for DDFS-driven PLL designs with wide loop bandwidth in spite of the high level spur con-
tamination at the DDFS output frequency: (a) the narrowband-tuning DDFS-driven PLL and 
(b) the DDFS-driven (offset) translation loop (Figure 4-6) [142] [143]. The PLL provides in 
both designs the coarse frequency steps whereas the DDFS provides the fine interpolation 
steps between the coarse steps.  
In the narrowband-tuning DDFS-driven PLL design, a band-pass filter confines the spurious 
content of the DDFS output spectrum to a narrow bandwidth. In this application, a wide loop 
bandwidth can be chosen to provide both fast frequency settling and good spectral quality of 
the PLL ouput signal. Generally, crystal filters with steep band-pass characteristic are em-
ployed to achieve good spurs suppression. With regard to the sampling clock frequency of the 
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DDFS and the center frequency of the band-pass crystal filter, a well-chosen narrowband fre-
quency plan of the DDFS output signal allows for driving the PLL with low spurs contamina-
tion. According to the bandwidth of the band-pass filter, a DDFS tuning bandwidth of 
ddfs ddfs,0 min/f f NΔ =  is required to provide continuous frequency coverage, where ddfs,0f  is 
the DDFS center frequency and minN  the minimum value of the PLL feedback divider. Ad-
vantageously, a high ddfs,0f  allows low values of N. However, since the PLL is narrowband 
driven by the DDFS, N is not constant over the required wideband tuning range of the RFISA 
synthesizer unit. In accordance to (4.5), increasing N values, however, may critically affect 
the spurious content of the LO-PLL output signal when tuning over the total frequency range.  
In contrast, the DDFS-driven translation loop utilizes the up-converted and filtered DDFS 
output signal to fine modulate the fed back VCO frequency. Provided that low-pass filtering 
is applied, the output frequency is given by o pd lo ddfs( )f N f f f= ⋅ ± ±  where lof  is the inter-
mediate frequency required to up-convert the DDFS output. Generally, lof  must be generated 
by a second frequency-fixed PLL. Since this feedback loop topology is based on frequency 
translation rather than frequency multiplication of ddfsf , the spurious content of the DDFS 
output spectrum is not amplified by N. Hence, the DDFS-driven translation loop provides 
wide PLL loop bandwidths and large values of N while maintaining good spurious perfor-
mance of the output signal. However, this is at the expense of significantly increased circuit 
complexity.  
4.1.4 Conclusions for the synthesizer unit  
The aim of the previous subsections was the analysis of the fundamentals of PLL and DDFS 
designs because the DDFS-driven LO-PLL mainly affects the overall performance of the 
RFISA synthesizer unit. The considerations were focused on the main synthesizer require-
ments on fast frequency settling and good spurious performance of the LO-PLL output signal. 
DDFS PLL-IC
DDFS
PLL-IC
lof
ofpdf
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filter
Figure 4-6 Topologies for (a) narrowband-tuning DDFS-driven PLL and (b) DDFS-driven 
translation loop. 
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It was shown that there is a strong tradeoff involved in selecting the bandwidth of PLL for 
fast frequency settling. A wide loop bandwidth allows fast frequency settling but does not 
sufficiently attenuate the high-level wideband spurious content of the DDFS output spectrum. 
Due to the fundamental PLL operation based on frequency multiplication-by N, the spurious 
content of the DDFS output spectrum within ddfs pllf B±  will be amplified by N according to 
(4.5), whereas their frequency offset from the DDFS carrier remains unchanged, thus deteri-
orating the close-to-carrier spurious content of the LO-PLL ouput spectrum significantly. 
Summarizing the considerations, the following design specifications can be concluded.  
In consideration of the primary objective of minimizing the overall circuitry, a wide loop 
bandwidth pllB  and a low damping factor ζ  of the LO-PLL design are inevitably in order to 
allow fast frequency settling of a single PLL topology. For this application, DDFS-driven 
PLL translation loops are able to synthesize output signals over a wide frequency range with 
excellent spectral quality and fast frequency settling. However, applying a DDFS-driven PLL 
translation loop would significantly increase the overall circuit complexity of the RFISA syn-
thesizer unit. Hence, a DDFS-driven PLL translation is not preferred. As a consequence of the 
wide loop bandwidth pllB , the feedback divider value N of the LO-PLL must be kept constant 
and as low as possible to avoid significant amplification of the in-band noise and spurs. Due 
to the constant value of the feedback divider, a narrowband-tuning DDFS-driven PLL design 
is not applicable. Consequently, a wideband-tuning DDFS-driven PLL design is mandatory.  
With regard to Gardner’s stability criterion ( ddfs pll10 f B> ), a wideband-tuning DDFS-driven 
PLL design with low feedback divider value N and wide loop bandwidth pllB  implies a wide-
tunable DDFS design with high-frequency output signals and good close-to-carrier spur per-
formance. Since the spurious content of the output signal of the DDFS-driven LO-PLL mainly 
determines the output spur performance of the RFISA synthesizer unit, the DDFS output 
spectrum in the range of ddfs pllf B±  must exhibit a minimum signal-to-noise ratio of  
 ddfs,min 20 log( )dB 60dBSNR N= ⋅ +  (4.11) 
and a minimum spurious-free dynamic range of  
 ddfs,min 20 log( )dBc 40dBcSFDR N= ⋅ +  (4.12) 
for all signals to be generated over the total DDFS frequency-tuning range. The respective 
values of 60 dB and 40 dBc are taken from the specifications in section 1.4. Consequently, the 
design efforts for the DDFS must overcome the contrast between high-frequency signal gen-
eration along with fine tuning resolution and excellent close-to-carrier spur performance.  
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4.2 Design considerations for the digital vector voltmeter unit  
The digital vector voltmeter unit in the RFISA electronics system (see Figure 5-1) must per-
form the frequency-selective complex demodulation of the input signal as  and bs  (the term as  
or bs  is combined to a,bs  in the following) in order to extract the vector components, namely 
the real and imaginary components, of a,bs . In principle, a digital vector voltmeter combines a 
demodulation receiver, whose system design is comparable with conventional digital commu-
nications receiver, with the frequency selectivity of a spectrum analyzer, which examines the 
spectral composition of an input waveform. Obviously, the impedance measurement accuracy 
of the RFISA electronics is mainly affected by the vector measurement accuracy of the digital 
vector voltmeter. Hence, a system topology is required, which meets the requirements on both 
compact circuitry and excellent vector measurement accuracy up to a frequency of 1 GHz.  
4.2.1 Review of analog front-end topologies  
In principle, complex demodulation of a signal into its inphase (0°) and quadrature (90°) 
components can be accomplished either in the analog domain before digitizing (Figure 4-7a) 
or in the digital domain (Figure 4-7b-c) after digitizing.  
The generic topology of the analog complex demodulator is based on phase-sensitive demo-
dulation [144]. In general, the analog complex demodulator comprises a tunable RF reference 
oscillator (REFOSC) synchronized to the exact frequency of the input signal and a quadrature 
demodulator (QMIX). The QMIX separates the respective inphase and quadrature compo-
nents of the input signal and the low-pass filters extract the desired DC signals, which will 
finally be digitized by the analog-to-digital converter (ADC). To achieve separation into the 
inphase and quadrature components, the signal of the reference oscillator must be split into 
two signals having a phase shift of exact 90° with respect to one another. Mathematically, the 
quadrature demodulator multiplies the input signal by two signals being orthogonal to each 
other and having the same frequency as the input signal. After low-pass filtering (time-
averaging), the integrated DC signals are phase-sensitively rectified versions of the input sig-
nal and proportional to the real and imaginary part of the input signal.  
Although the topology of the analog complex demodulator is able to achieve high frequency 
selectivity and excellent noise suppression, it also entails four drawbacks. First, additional 
circuitry for a tunable RF reference oscillator that has to be phase-locked to the input signal, a 
parallel set of mixers, and low-pass filters are required. Second, to attain excellent noise sup-
pression, extended time-averaging is required to extract low-noise DC signals. Obviously, this 
would significantly increase the measurement time of the RFISA electronics system. Third, an 
accurately matched wideband circuit design is essential to avoid imbalances between the in-
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phase and quadrature reference signals. This, however, will be challenging for the required 
frequency range from 10 kHz to 1 GHz. Fourth, any DC offsets as well as their drifts at the 
input of the ADCs must properly be compensated to avoid measurement errors. Hence, an 
increased complexity of the circuit design is required to ensure that offset drifts are negligible. 
The IF-sampling topology in Figure 4-7b overcomes the drawbacks of the analog complex 
demodulator because complex demodulation of the input signal is accomplished in the digital 
domain, reducing the complexity of the analog circuitry. In principle, this topology is based 
on a (super-) heterodyne digital receiver architecture well-established in modern communica-
tions receiver designs [145] [146] [147] [148]. Usually, the high-frequency input signal is 
frequency converted by one or more mixer stages (MIX) to a fixed, lower intermediate fre-
quency, iff , and then analog-to-digital converted by the ADC. Subsequent, digital signal 
processing (DSP) techniques process and provide the complex demodulation. Due to the 
technical advances in the analog/digital circuit technology in the last decade [149], fast digital 
signal processing can be attained, reducing the time for data recording and computation sig-
nificantly. Frequency conversion to a fixed intermediate frequency is well-established in RF 
wideband digital receiver applications in order to simplify the requirements on the dynamic 
specifications of the following ADC. This, however, is at the expense of additional circuitry 
for the tunable local oscillator (IFLO).  
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Figure 4-7 Generic analog front-end topologies for (a) analog complex demodulator,
(b) IF-sampling digital complex demodulator, and (c) direct-sampling digital 
complex demodulator.  
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Based on the primary objective of minimizing the circuit design of the RFISA digital voltme-
ter, the direct-sampling topology (Figure 4-7c) that directly digitized the input signal without 
frequency down-conversion is preferred. This approach not only allows for fast signal 
processing but also significant reduction of the analog circuit design to the minimum number 
of components that are elementally required.  
4.2.2 Design considerations for a wideband direct-sampling analog 
front-end  
The primary difficulty in establishing a practical direct-sampling topology is caused by the 
wideband design needed. The direct sampling technique beneficially decreases the complexity 
of the circuitry, but at the expense of increased requirements on the high-frequency perfor-
mance of the primary analog components (filter, amplifier, ADC). In particular, due to the 
wide input bandwidth, the analog front-end and the ADC have to process the complete signal 
bandwidth up to 1 GHz without sacrificing performance. Furthermore, because adequate sup-
pression of noise and distortion by a wideband anti-aliasing filter in front of the ADC is not 
feasible, a low-noise overall front-end design is essential in order to achieve maximum mea-
surement performance of the RFISA electronics system. The most critical component to select 
for the design of the analog front-end is the ADC because the direct-sampling topology can-
not establish if the high-frequency input signals cannot properly be converted from the analog 
domain into the digital domain. Unfortunately, there is a strong technology tradeoff between 
sampling frequency, resolution, and analog input bandwidth of the ADC. This has significant 
impact on the choice of the available ADC-IC [150].  
Since the ADC in the RFISA digital vector voltmeter must process the full sweeping band-
width of the synthesizer unit, an analog input bandwidth of at least 1 GHz is essential. Hence, 
it is imperative that the resolution and the sampling frequency of the ADC have to be chosen 
with regard to the 1 GHz analog input bandwidth. In order to maintain the Nyquist criterion, 
in principle, a sampling frequency of at least 2 GHz is required. However, Walden has shown 
in [151] that at sampling frequencies ranging from 2 MHz to 4 GHz, resolution (starting from 
a stated resolution of 20 bit) falls of by ~1 bit for every doubling of the sampling frequency 
and the average improvement is only ~1.5 bits for any given sampling frequency over six–
eight years. Consequently, the specifications based on the technology limitations on sampling 
frequency, amplitude resolution, and input bandwidth of available ADC-ICs dictate the over-
all system design of the RFISA digital vector voltmeter and place the most constraints on it.  
The ADC translates the continuous analog signal a,b ( )s t  applied at its input into the digital 
representation [ ]a,bs n , where n ∈`  is the discrete-time index, by performing sampling and 
subsequent quantization. Thus, the theoretical maximum signal-to-noise ratio of a given ADC 
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is confined to the quantization of the input signal. Assuming a sinusoidal input signal, the 
signal-to-quantization-noise ratio (in dB) measured over the total Nyquist bandwidth from DC 
to half of the sampling frequency is adc 6.02 4.77 20 log( )SQNR p FSR= ⋅ + + ⋅ , where p  in bit 
is the resolution of the ADC and FSR  the ratio between the root-mean-square value of the 
input signal and the ADC’s maximum input peak voltage [148]. Figure 4-8a plots simulated 
values of adcSQNR  for various p  values as a function of the input signal level and reveals a 
significant degradation of the theoretical maximum level with decreasing input amplitude 
level.  
The signal-to-noise ratio of an ADC, however, is not only limited by the quantization but also 
by the sampling time jitter (also termed as aperture or sampling-time uncertainty), tσ , [152] 
[153]. Sampling time jitter produces a random variation of the sample-to-sample time, leading 
directly to errors in the accuracy of the instantaneous signal amplitude converted. Jitter in the 
time domain is equivalent to phase noise in the frequency domain. It appears as wideband 
noise on the sampling clock and therefore degrades the noise floor performance of the ADC. 
In general, the sampling time jitter is the root sum square 2 2 2t clk apertureσ σ σ= +  of the root-
mean-square jitter of the sampling clock, clkσ , and the intrinsic root-mean-square aperture 
jitter, apertureσ , of the particular ADC.  
Assuming an ADC without quantization noise, the theoretical maximum signal-to-noise ratio 
attributed to sampling-time jitter is given by ( ) 1jitter i t20 log 2SNR fπ σ −= ⋅ ⋅ ⋅  where if  is the 
input signal frequency of the ADC [154]. Evidently, jitterSNR  is dependent on the input fre-
quency and independent of the sampling frequency. Because the quantization noise and the 
error due to the sampling time jitter are statistically independent, they can be added to obtain 
the total signal-to-noise ratio, adcSNR , (4.13) [155]. As shown in Figure 4-8b, the required 
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Figure 4-8 Signal-to-noise ratio (a) as a function of the full-scale ratio for different ADC
resolutions and (b) as a function of the frequency (semi-logarithm plot) for dif-
ferent ADC resolutions and sampling time jitters at full-scale input amplitude.  
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1 GHz system bandwidth of the RFISA electronics system significantly deteriorates the total 
signal-to-noise ratio of the ADC and decreases therefore its effective resolution as well.  
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 (4.13) 
The noise contribution of the individual analog components in front of the ADC is defined by 
their corresponding noise factor i o/F SNR SNR= , where iSNR  is the input signal-to-noise 
ratio due to thermal noise and oSNR  is the component output signal-to-noise ratio [99] [156]. 
The noise figure is a measure of how much the signal-to-noise ratio degrades as the signal 
passes through the component. The F values of active components are usually supplied by the 
manufacturers, given as noise figure 10 logNF F= ⋅  in dB. In the case of passive compo-
nents, the F value equals the loss of the passive components. The cascaded noise figure in dB 
of all components of the analog front-end is given by [157]  
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 (4.14) 
where iF  represents F  at the ith component ( i ∈` ), jG  represents the gain at the jth com-
ponent ( j ∈` ), and n∈`  represents the overall number of components. It is apparent from 
(4.14) that the first component dominates the total noise figure. In order to keep the total noise 
floor of the components of the analog front-end below the ADC noise level, it is necessary to 
maintain  
 0 total rfisa adc10 log( /1Hz)N NF B SNR− − − ⋅ >  (4.15) 
where 0 174dBm/HzN = −  is the source thermal noise floor normalized to 1 Hz bandwidth at 
room temperature of 290 K and rfisaB  is system bandwidth of the RFISA electronics [99]. 
Evidently, solus the wide RFISA system bandwidth of 9rfisa 10 HzB =  critically deteriorates 
the noise floor by 90 dBm.  
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4.2.3 Digital signal processing methods for parameter estimation of 
sampled sinusoidal waveforms  
Obvious from the principle of the direct-sampling technique, a frequency-selective DSP algo-
rithm is needed, which properly estimates the vector parameters, namely the magnitude and 
phase or the real and imaginary components, from the samples of the sinusoidal input signal 
recorded. The discrete-time (sampled) sequence of the sinusoidal input signal can be 
represented by a,b o s[ ] sin(2 )s n R f nt Gπ φ= + + , where R  is the amplitude, of  the signal fre-
quency, 1s st f
−=  the sampling time, sf  the sampling frequency, φ  the phase, G  the DC 
component, and n ∈`  the discrete-time index. In principle, the vector parameters of a,b[ ]s n  
can be obtained by frequency-domain data analysis or time-domain data analysis [158].  
Frequency-domain data analysis  
Frequency-domain analysis of a record of sampled sinusoidal waveform data is generally 
based on the Discrete Fourier Transform (DFT) [109]. The DFT is a mathematical algorithm 
used to determine the frequency (spectral) content of a discrete signal sequence by translating 
the amplitude data recorded (sampled) in the time domain into amplitude data as function of 
frequency in the frequency domain. Because of the periodic nature of the DFT, performing 
the DFT assumes that the record of the sampled data repeats exactly with a period of s⋅J t  
where ∈`J  is the total number of samples. This presupposes coherent sampling, which is 
defined by o s⋅ = ⋅J f M f  where M ∈`  is the integer number of cycles of the input signal in 
the data record period s⋅J t . Coherent sampling provides a DFT spectrum that exhibits only 
frequency lines corresponding to the input frequency of  and their harmonics. However, 
whenever the record of the sampled data is captured by non-coherent sampling, the first and 
the last sample in the record are discontinuous to one another. This spreads the energy of a 
spectral line over the whole range of frequencies (spectral leakage) and distorts the estimation 
of the corresponding vector parameters [159] [160].  
In order to minimize the spectral leakage, specific windowing weighting functions in the time 
domain prior to performing the DFT are generally applied. A comprehensive overview of 
different types of time window functions can be found in [109] [161]. Windowing the input 
data is equivalent to convolving the spectrum of the original signal with the spectrum of the 
window. The DFT spectrum of the discrete signal sequence can be obtained from a set of 
complex exponentials — exponential form —  
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or, equivalently, with Euler’s relationship j cos( ) jsin( )e φ φ φ− = −  from a set of complete or-
thonormal basis functions — rectangular form —  
 ( ) ( )( )1a,b a,b
0
[ ] [ ] [ ] cos 2 / j sin 2 / 0 1
J
n
S k s n w n nk J nk J k Jπ π−
=
= ⋅ ⋅ − ⋅ ≤ ≤ −∑  (4.17) 
where, ∈`J  is the total number of samples, n ∈`  the discrete time-domain index, k ∈`  
the discrete frequency-domain index of the DFT output, and [ ]w n  represents the particular 
discrete windowing function.  
The DFT algorithm in (4.16) produces the associated frequency domain (spectrum) represen-
tation of a,b[ ]s n  by forming a weighted sum of complex exponential functions with the com-
plex amplitude and phase as weighting terms at each frequency, allowing for analysis of the 
amplitude and phase spectrum of a,b[ ]s n . The rectangular form of the DFT (4.17) yields the 
respective spectra for the real and imaginary components of a,b[ ]s n . In contrast to the conven-
tional application of the DFT algorithm, the vector parameter of a,b[ ]s n  can frequen-
cy-selectively be extracted at a single frequency, namely at the known stimulus frequency of  
generated by the RFISA synthesizer unit, rather than for the complete spectrum. This sin-
gle-point DFT decreases the discrete frequency-domain index to 1k =  in (4.16) and (4.17), 
simplifying the computation complexity of the DFT considerably.  
Time-domain data analysis  
Time-domain analysis of a record of sampled sinusoidal data is based on sine-wave curve 
fitting (SFIT) algorithm that is commonly used in ADC testing [158] [162] and specified in 
the IEEE-Standard-1057 [163]. The standard provides algorithms for both three-parameter 
estimation (amplitude, phase, and DC offset) at known signal frequency and four-parameter 
estimation (amplitude, phase, DC offset, and signal frequency) for unknown signal frequency. 
Since the frequency of  of the discrete-time sequence a,b[ ]s n  is known, the SFIT method can 
be reduced to three-parameter estimation.  
In principle, the SFIT algorithm (4.18) best fits the recorded samples with a sine-wave model 
( ) ( ) ( )sin cos sinR G A B Gα φ α α+ + = + +  by determining the function parameters (ampli-
tude ( )sinA R φ= , amplitude ( )cosB R φ= , and DC-component G) that minimize the least 
square error, ε , between the recorded samples and the generic analytical formula of the sinu-
soidal waveform.  
 ( ) ( )( )2a,b a,b o s a,b o s a,b
1
[ ] cos 2 sin 2 min
=
− − − = →∑J
n
s n A f nt B f nt Gπ π ε . (4.18) 
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In order to estimate the target parameter a,bA , a,bB , and a,bG , the least-squares solution  
 ( ) ( )1T T−=x D D D y  (4.19) 
that minimizes (4.18) must be computed, where T  denotes transpose, [ ]TA B G=x  is the 
vector of the estimated parameter, D  the matrix (4.20) that linearly relates the estimated pa-
rameters and the vector 
T
a,b a,b a,b(1) (2) .. ( )s s s J⎡ ⎤= ⎣ ⎦y  represents the data record [164].  
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For computed values of a,bA  and a,bB , the corresponding vector parameters magnitude 
2 2
a,b a,b a,bR A B= +  and phase ( )arctan /A Bφ =  of the recorded signals a,bs  and their com-
plex representation in rectangular form a,b a,b a,b a,b( j ) ( ) j ( )s V B Aω ω ω= = +  may be found. In 
contrast to the single-point DFT, the estimated parameter for magnitude and phase are not 
influenced by signal offsets because the corresponding DC-component G is determined sepa-
rately and can therefore be discarded.  
Comparison between DFT and SFIT  
The DFT (with and without windowing) and the SFIT are widely used in the application of 
ADC testing and, thus, several comparative studies have been presented in the last decade 
[158] [165] [166]. The studies were focused on algorithm accuracy, noise performance, and 
DSP implementation as the final purpose. In principle, the single-point DFT and the SFIT 
algorithm act as a very narrow band-pass filter centered on the signal frequency. This allows 
for high frequency selectivity, sufficient noise suppression, and robustness to make types of 
harmonic errors caused by nonlinearities of the analog front-end design negligible.  
The single-point DFT without windowing and the three-parameter SFIT exhibit very good 
agreement under coherent sampling conditions (see Figure 4-9a), because both methods are 
equivalent in this case. Unfortunately, in the wideband application of the RFISA electronics 
system, the conditions for coherent sampling are difficult to achieve and non-coherent sam-
pling is the general case. As shown in Figure 4-9b, the sensitivity of the single-point DFT 
under non-coherent sampling conditions is substantially higher and implementation of an ap-
propriate window function is essential. However, different window functions support different 
applications and choosing an appropriate window function and the specific coefficients is 
challenging [167]. Generally, window functions with narrow main lobe will have enhanced 
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frequency selectively, but usually at the expense of high side lobes that cause lower overall 
noise attenuation.  
Although windowed single-point DFT and three-parameter SFIT, in general, show good 
agreement under non-coherent sampling conditions, it is reported in [166] that a slightly better 
performance can be obtained with the three-parameter SFIT, which, in statistical terms, pro-
vide minimum variance linear estimators for the desired vector parameter (amplitude and 
phase) of sampled sinusoidal signals.  
Furthermore, it is reported in [168] that windowing generally tends to increase the sensitivity 
to noise and worsens therefore the variance of the estimated parameters. The slightly better 
performance of the SFIT method, however, is attained at the expanse of increased complexity 
of the algorithm compared to the simpler DSP implementation of the single-point DFT with 
windowing. The accuracy of both methods is directly affected by the total number of samples 
recorded, in particular in the presence of high noise levels [158]. Consequently, a DSP im-
plementation with scalable number of samples is aspired in order to achieve adequate noise 
insensitivity. However, if the single-point DFT method is applied with variable number of 
samples, different sets of window coefficients must be pre-calculated and on-board stored. 
This decreases the flexibility of the particular DSP implementation significantly, in particular 
for stand-alone operation in the specific sensor application. In the case of the three-parameter 
SFIT, as shown in Figure 4-10, the noise insensitivity improves greatly as the number of sam-
ples is increased without changing the DSP implementation.  
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Figure 4-9 Representation of (a) coherent sampling and (b) non-coherent sampling. The 
sine-wave parameters, which are estimated using the single-point DFT without 
windowing (index spdft) and the sine-wave fitting method (index sfit), are pre-
sented in the respective plots. The default values are labeled without index. Ob-
viously, the single-point DFT without windowing exhibits significant parameter
variances under non-coherent sampling conditions.  
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Figure 4-10 Figure (a) shows an example of non-coherent sampled values impaired by ran-
domized amplitude noise (average signal-to-noise ratio is 6dB) and the fitted 
sine-wave curve. Figure (b) represents the relative error (with respect to the de-
fault values in Figure 4-9) of the sine-wave parameter magnitude and phase as 
function of the number of sample points for the non-coherent sampled sine-wave 
in plot (a). The parameters are estimated by the sine-wave fitting method for dif-
ferent signal-to-noise ratios. The noise values are chosen in accordance to the 
ADC’s signal-to-noise deterioration shown in Figure 4-8. 
4.2.4 Conclusions for the design of the wideband digital vector voltmeter  
Accuracy and precision of the impedance spectroscopy data are directly affected by both the 
analog circuit design and the applied data processing algorithm of the RFISA digital vector 
voltmeter. The aim of the previous sections was therefore to evaluate critical design parame-
ters for the wideband RFISA digital vector voltmeter unit.  
Based on the main objective of minimizing the overall circuitry of the RFISA electronics sys-
tem, the proposed direct-sampling topology is preferred because it considerably reduces the 
quantity of the analog components and offers the most flexibility. However, due to the direct 
sampling of the input signals, the ADC must process the complete RFISA system bandwidth 
of 1 GHz and sufficient noise suppression by an anti-aliasing filter in front of the ADC is not 
feasible. Moreover, it was shown that, in particular, the wide RFISA system bandwidth criti-
cally impairs the noise floor of the analog front-end. Coherent sampling is usually essential to 
attain minimum variance of parameter estimation by the particular DSP algorithm. The condi-
tion for coherent sampling, however, demands exact frequency adjustment of the sampling 
clock sf  with respect to the instantaneous signal frequency of . With regard to the main ob-
jective of minimizing the circuitry of the RFISA electronics system, coherent sampling is not 
feasible for a wideband-tuning application with arbitrary fine frequency resolution.  
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Summarizing, two conclusions are essential for the circuit design of an appropriate direct-
sampling analog-front end with 1 GHz bandwidth for the digital vector voltmeter unit:  
(1) In order to attain high signal-to-noise ratio of a given ADC, low-jitter sampling-clock 
generation and gain control to adjust the level of the input signal with respect to 
ADC’s full-scale level are mandatory. Adequate gain control and sampling-clock gen-
eration, however, increases the circuitry of the analog front-end design. In spite of this 
extra circuitry, a minimum number of analog components must be aspired in order to 
avoid additional noise contamination and to maintain the noise level of the analog 
front-end below the signal-to-noise ratio of the ADC.  
(2) Due to the decreased signal-to-noise ratio at high frequencies caused by the inevitable 
sample clock jitter and the 1 GHz system bandwidth of the analog front-end design, 
adequate noise insensitivity of the subsequent DSP algorithm under coherent and non-
coherent sampling conditions is required. Therefore, in spite of the increased complex-
ity of the DSP algorithm, the sine-wave fitting is preferred because it offers better im-
pact on the noise suppression by simple adjustment of the total number of samples. 
This allows for changing easily between very fast measurements (small number of 
sample points) and very precise measurement (large number of sample points) without 
the need for modification of the particular DSP implementation.  
Although the technical advances in the analog/digital circuit technology in the last decade 
have significantly increased the clock speed of available ADC-ICs, it is still impossible to 
employ an ADC that features all: high resolution, high analog input bandwidth of at least 
1 GHz, and clock frequencies far above 2 GHz in order to avoid aliasing. Hence, with the 
application of the RFISA electronics system for broadband impedance spectroscopy up to 
1 GHz, undersampling of the signals that must be recorded is inevitable. However, since both 
the input signal frequency of  and the sampling frequency sf  are always known, the aliasing 
frequencies s onf f± , where n ∈ ` , are known as well, allowing for correct application of the 
SFIT algorithm even when undersampling conditions occur.  
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Chapter 5                     Formel-Kapitel (nächstes) Abschnitt 1      
The electronics system  
The following chapter describes the hardware of the developed RFISA electronics system in 
detail. With regard to the conclusions presented in the previous chapter, the concept of the 
overall system design is introduced. Subsequently, the hardware design of the primary units is 
comprehensively described. The design process was essentially determined by the electronic 
components because they impose the most constraints on the configuration of the circuitry. 
Based on the specifications of the key analog devices, the configuration of the circuit design is 
described. Compact microstrip filter designs are presented, which exhibit steep roll-off and 
attenuation characteristics while maintaining a minimal geometry for small-sized implemen-
tation on the printed circuit board. With regard to the primary application of resonant micro-
sensors and capacitive sensor probes, various sensor interface electronics are described.  
5.1 Overview of the electronics concept  
The principle of impedance spectrum analysis described in section 2.1 requires a sophisticated 
electronics system design to ensure accurate measurements over the broad frequency range 
from 10 kHz to 1 GHz. The overall configuration of the RFISA electronics system is shown 
in Figure 5-1 and comprises seven internal system units:  
(1) the wideband frequency synthesizer (SYN) unit,  
(2) the wideband direct-sampling digital vector voltmeter (DVVM) unit,  
(3) the sensor interface (SENSINT) unit,  
(4) the clock synthesizer (CLKSYN), unit  
(5) the processor (PRO) unit,  
(6) the temperature measurement unit (TEMP), and  
(7) the DC power supply (PWRSUP) unit.  
In addition to the basic operation for impedance spectrum analysis, which is accomplished by 
(1) and (2), the functionality of the RFISA electronics is extended by a precision temperature 
measurement of the target media. This is necessary to take into account the influence of the 
medium temperature on the sensor response. The principle of measurement is based on con-
ventional platinum temperature (PT1000) sensors connectable inside the specific sensor probe 
in 2-wire or 4-wire configuration. Hence, precession temperature measurements close to the  
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sensor device can be achieved. Since the internal system units have to be individually clocked 
with high frequencies, a precision clock synthesizer unit is also implemented to attain en-
hanced clock distribution with low jitter performance.  
 The processor unit includes a powerful 32-bit single-board computer and allows stand-alone 
operation of the RFISA electronics system for extensive data evaluation and process control-
ling in both laboratory and industrial applications. It also provides the interface to external 
system components such as a personal computer or an LCD-module (liquid crystal display) 
for data visualization. The DC power supply unit, which is separated into analog and digital 
power supply, provides the management and distribution of the DC power for the different 
sections of the RFISA electronics system. Finally, the internal system units are parallel con-
trolled by the field-programmable gate array logic (FPGA). In addition, the high-speed digital 
signal processing for the sine-wave fitting computation of the signals recorded is also accom-
plished by the FPGA.  
The input and output ports of the RFISA electronics includes precision coaxial jacks of 50Ω  
characteristic impedance to allow matching to the characteristic impedance of standard coaxi-
al cables. In order to ensure optimum operation at high frequency, the characteristic imped-
ance (system impedance) of the RFISA electronic is specified with 0 50Z = Ω , too. Beside the 
three coaxial jacks, the connector (CON) between the RFISA main electronics and the sepa-
rate SENSINT includes: 12 V±  analog power supply lines, 4 digital control lines, and signal 
lines for two PT1000 sensors.  
The following sections describe the design of the primary system units of the RFISA electron-
ics system (SYN, DVVM, CLKSYN, PRO, SENSINT) in some detail. A complete descrip-
tion of the SYN and DVVM hardware design can be found in [169].  
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Figure 5-1 Overview of the RFISA electronics system.  
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5.2 Frequency synthesizer unit  
As introduced in section 3.6, the necessary hybrid architecture of the wideband synthesizer 
unit contains three basic stages: (1) the frequency-fixed RF-PLL; (2) the tunable DDFS-
driven LO-PLL; and (3) the IF output stage (IF-OUT). Beside these basic parts, an automatic 
level control (ALC) loop was implemented to adjust and control the output source power by 
an analog-controlled variable-gain amplifier (VGA). Furthermore, in order to avoid that the 
settling time of the frequency slows the measurement rate of the RFISA electronics system 
down, the synthesizer unit was primarily designed with regard to fast frequency-hopping and 
compact circuit design, in compromise with sufficient suppression of spurious signals and 
phase noise. The configuration and, thus, the primary circuitry of the developed synthesizer 
architecture depicted in Figure 5-2 are directly linked to the available components and their 
given specifications. The key components are listed in Appendix A2.  
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Figure 5-2 Topology of the RFISA synthesizer unit.  
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The system master clock signal , tcxos , of the entire RFISA electronics is sourced from a high 
quality temperature controlled crystal oscillator (TCXO) that offers a 20 MHz square-wave 
frequency reference, tcxof , with low phase noise and high frequency stability. The two 
PLL-IC are based on conventional charge-pump phase lock technique. Subsequent to the 
LO-PLL, the low-pass filter (LO-LPF) and the high-pass filter (LO-HPF) are ceramic filters 
and comprise a band-pass characteristic together. The band-pass filter (RF-BPF) following the 
RF-PLL and the low-pass filter (IF-LPF) on the intermediate output of the mixer are self-
designed filter structures based on microstrip geometries.  
The amplifiers (AMP 1 – 4) are based on a monolithic amplifier offering fixed gain of 18 dB, 
wideband operation up to 4 GHz, internal 50Ω  input and output matching, and low noise 
figure of 4 dB. The VGA is a high performance voltage-controlled gain amplifier/attenuator 
offering a linear-in-dB gain control function, a wide gain-control range of 56 dB (adjustable 
from -34 dB up to +22 dB), and a frequency range up to 3 GHz. It provides adequate gain to 
cover the gain range of 35 dB in order to adjust the output power level of the RFISA electron-
ics within the specification given in section 1.4.  
In order to achieve the desired output frequency coverage with the application of frequency 
down-conversion, a wideband VCO (LO-VCO) that exhibits a tuning range of 1 GHz was 
chosen for the LO-PLL stage. The given frequency tuning range (specified in the data sheet) 
determines the entire design of the RFISA synthesizer unit. The minimum frequency of the 
LO-VCO specified the fixed frequency of the RF-VCO at  
 rfpll 1.16GHz=f  (5.1) 
and the tuning bounds of the LO-PLL at  
 lopll1.16001GHz 2.16GHz≤ ≤f . (5.2) 
By application of (3.3), the desired output frequency range after mixing and filtering is  
 o10kHz 1GHz≤ ≤f . (5.3) 
The tuning bounds of the LO-PLL, namely lopll,min 1.16001GHz=f  and lopll,max 2.16GHz=f , 
inevitably determines the design of the loop and, thus, the specification of the DDFS, too.  
In order to achieve the required low value of the feedback divider of the DDFS-driven 
LO-PLL (see section 4.1.4), the phase detector frequency of the corresponding PLL-IC has to 
be chosen as high as feasible. Since the maximum phase detector frequency, pd,maxf , of the 
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PLL-IC is restricted to 104 MHz, the minimum value of the LO-PLL feedback divider is as-
sessed at lopll,max pd,max/ 21f f⎢ ⎥ =⎣ ⎦  where ⎢ ⎥⎣ ⎦  denotes truncation to integer. However, to allow 
practical utilizing of the divider ratio for computation by FPGA, the value of the LO-PLL 
feedback divider was chosen at a power-of-two  
 lopll 32=N . (5.4) 
Consequently, lopllN  dictates the output frequency range of the DDFS at  
 ddfs,min lopll,min lopll
ddfs,max lopll,max lopll
/ 36.25MHz
/ 67.5MHz
f f N
f f N
= =
= =  (5.5) 
and, in addition, the signal-to-noise ratio (4.11) and the spurious-free dynamic range (4.12) 
close-to-carrier ( ddfs lopllf B± , where lopllB  is the respective LO-PLL loop bandwidth) at  
 ddfs
ddfs
90 dB
70 dBc
SNR
SFDR
≥
≥ . (5.6) 
Hence, a commercially available DDFS-IC offering both a sampling-clock frequency of at 
least 150 MHz and according to (4.8) an amplitude resolution of at least 15 bit is required. 
Although modern DDFS-ICs, which exhibit sampling-clock capabilities up to 1 GHz, usually 
exceeds the demand on the sampling-clock frequency, their amplitude resolution is currently 
limited to 14 bits. Utilizing (4.8), this theoretically yields 86.04 dBSNR = , which falls below 
the critical lower bound specified in (5.6). Hence, the implementation of the DDFS had to be 
separated into two parts where the numerical controlled oscillator (NCO) core is implemented 
into FPGA and the digital-to-analog conversion is carried out by a separate high performance 
DAC. A DAC device offering an amplitude resolution of 16bit=d , which theoretically yield 
98.08 dBSNR = , and a sampling-clock capability up to 400 MHz was chosen.  
Furthermore, separation of the DDFS topology allows advantageously for having impact on 
both the frequency resolution of the entire DDFS stage and the spurious performance of the 
NCO core. The frequency resolution of LO-PLL and thus the frequency resolution of the 
DDFS determine the overall frequency resolution of the RFISA synthesizer unit. Hence, ade-
quate resolution of the phase accumulator in the NCO design is essential to provide not only a 
wide output frequency range of the synthesizer unit but also very fine frequency resolution. 
With the specified frequency resolution of o,min 0.1HzfΔ = , the LO-PLL reference divider 
value of lopll 1R = , and the DDFS sampling-clock frequency of ddfsclk 400MHz=f , rearrang-
ing of (3.8) yields a minimum phase accumulator resolution given by  
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Figure 5-3 Power level estimation of the RFISA synthesizer unit.  
 min 37 bitr = . (5.7) 
Finally, to meet the pretension for fast impedance spectrum analysis, the settling time of the 
RFISA synthesizer unit must significantly be less than the upper limit of the measurement 
period specified in section 1.4. The settling time is therefore specified at  
 set 10µst ≤ . (5.8) 
The automatic level control (ALC) loop of the synthesizer unit was primarily employed to 
ensure that the power level of the sensor’s excitation signal so is almost steady over the wide 
frequency tuning range. In addition, the level control loop allows also for an adjustable power 
level depending on the specific sensor and sensor interface electronics. Generally, ALC loops 
comprise a conventional feedback loop and are therefore subjected to the principles of the 
basic control theory. Hence, analog to phase locked loops, the settling time of the ALC loop is 
inversely proportional to the loop bandwidth. The loop bandwidth must be reduced to ensure 
sufficient ripple filtering and stability of the loop. Consequently, as shown in Figure 5-2 the 
ALC loop was embedded into the mixer’s RF-input path, srf, in order to control the power 
level of the signal that is frequency down-converted. This allows an appropriate ALC loop 
design at the fixed, high frequency at 1.16 GHz. In order to specify the required VGA gain 
range, estimation of the power level of the gain and attenuator components in the RFISA syn-
thesizer unit is essential. Apparently from Figure 5-3, setting the output power level of the 
RFISA synthesizer unit in the desired power range from -20 dBm to +15 dBm requires an 
adjustment of the VGA gain in the range of vga22dB 13dBG− ≤ ≤ + . The circuit design of the 
ALC loop is shwon in Appendix A3. Detailed description of the circuit configuration can be 
found in [169].  
Based on the specifications given before, the configuration of the critical circuit designs for 
the DDFS, the PLLs, and the IF-OUT of the synthesizer will be described in the following.  
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5.2.1 Design of the DDFS stage  
The design of the DDFS stage is depicted in Figure 5-4 and comprises the NCO core imple-
mented in FPGA, the separate 16-bit DAC, the band-pass reconstruction filter (BPF), and the 
fixed gain amplifier (AMP 1). According to (5.6), the efforts of the DDFS circuit design were 
focused on a spurious-free-dynamic range of ddfs 70 dBcSFDR ≥  and a signal-to-noise ratio of 
ddfs 90 dBSNR ≥  within the close-to-carrier bandwidth of ddfs lopll±f B . The requirements 
must be met for all DDFS output signals, which will be generated in the specified tuning 
range of 36.25 MHz – 67.5 MHz.  
The configuration of the NCO design depicted in Figure 3-4 is determined by the specified 
minimum resolution of the phase accumulator min 37 bitr =  according to (5.7) and the ampli-
tude resolution of the employed DAC 16bitd = . Latter also specifies the output amplitude 
resolution of the phase-to-waveform converter (PWC) in the NCO design. Obviously, the 
required values of minr  and d  entail a PWC memory size of 2
r d× , which would consume 
too much logic resource for a practicable implementation of the NCO core into FPGA. Con-
sequently, as described in section 4.1.2 truncation of the phase sequence [ ]nθ , which is gen-
erated by the phase accumulator, is inevitable to maintain the memory capacity to a reasona-
ble size. According to (4.9), 18w ≥  most significant bits out of all r  phase word bits must be 
retained to keep the discrete phase truncation spurs lower than the background noise floor 
caused by the amplitude quantization. However, even if the quarter wave symmetry of the 
sinusoidal waveform is exploited to store only the sinusoidal waveform information of the 
first quadrant [0, / 4)π  [134] [170] [171], an input data word size of 18bitw =  would impose 
a memory size of (2 ) / 4 1024 KiBitw d× = . This consumes 79% of the total 1296 KiBit block 
memory resources of the employed VirtexTM-4LX25 FPGA device (value is taken from data 
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Figure 5-4 Analog signal conditioning of the direct digital frequency synthesizer stage.  
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sheet). Obviously, this is still too large for a reasonable FPGA implementation, in particular 
when high-speed clocking operation of the memory resources is required. Consequently, in 
order to reduce the PWC memory size further, it is necessary to decrease again the retaining 
bit width w  along with the application of an adequate spur reduction technique.  
For implementation in FPGA, two commonly used numerical techniques are offered by Xi-
linx, Inc., which allow for reduction of the power level of the discrete phase truncation spurs: 
phase dithering [106] [141] and error feed-forward Taylor series correction [172]. In prin-
ciple, both techniques in different manner substitute memory storage for computational com-
plexity and can therefore be applied to dramatically decrease the PWC memory size. For se-
lection the target implementation design, the spectral output performance of the NCO core 
with phase dithering and with Taylor series correction were comparatively determined. For 
this purpose, system modeling based on Matlab/Simulink® from MathWorks, Inc., was ap-
plied to simulate and evaluate the spectral performance of the respective NCO implementa-
tion. By the aid of the DSP System Generator from Xilinx, Inc., the corresponding VHDL 
modules were translated into Matlab/Simulink® models, which allow for using the Math-
Works model-based design environment Matlab/Simulink®.  
The top-level design parameter for both NCO designs were specified with a phase accumula-
tor word size of 37 bit=r , a PWC output data word size of 16bit=d , and clock frequency 
of ddfsclk 400MHz=f . Furthermore, the Discrete Fourier Transform (DFT) with Hann-
Window were applied to compare the spectral performances of the NCO’s discrete output 
sequence nco[ ]x n . Since the desired number of frequencies given by (5.5) is large, it is inap-
plicably to simulate all of them. However as mentioned in section 4.1.2, for phase tuning 
words that have the same value of gcd( , 2 )bPTW , the spurious spectrum due to all NCO’s 
system nonlinearities can be generated from a permutation of a another spectrum. In order to 
sufficiently evaluate the worst-case spurious contamination within the bandwidth of 
ddfs lopllf B± , an odd phase tuning word were chosen to obtain the maximum number of spurs 
2rP = . An odd phase tuning word produce spurious signals as close as 2−r  to the carrier 
ddfsf . Hence, only one simulation is needed in order to sufficiently determine the close-to-
carrier spurious response of the particular NCO design. Using (3.4), 37 bitr = , and 
ddfsclk 400MHz=f , the chosen phase tuning word value of 17176433527PTW =  yields a 
NCO frequency of 49.99 MHz.  
DFT computation plots for the wideband and narrowband spectral representation are shown in 
Figure 5-5. The wideband representation is regarded to the bandwidth of the band-pass recon-
struction filter, which will be described afterwards, whereas the narrowband representation is 
regarded to the LO-PLL bandwidth lopllB  (see section 5.2.2). Principally, it is obvious from 
comparing the spectrum plots that both NCO implementations properly maintain the critical 
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SFDR bound (70 dBc). For the phase dithering method, this, however, is at the expense of an 
increased broadband noise floor because phase dithering spreads the energy of the phase trun-
cation error sequence PQ[ ]e n  throughout the total Nyquist bandwidth. The NCO implementa-
tion with Taylor series correction reveals better background noise performance and, in partic-
ular, a better SFDR close to the carrier. However, this is at the expense of some discrete spu-
rious signals that appear evidently. Nevertheless, the power level of these spurious signals is 
properly below the critical bound of 70 dBc. Hence, due to the better close-to-carrier SFDR 
performance a NCO design with Taylor series correction was eventually implemented. 
As mentioned in 4.1.2, the spectral quality of the DDFS output signal is additionally affected 
by the performance of the high-speed DAC. It was therefore essential to choose a DAC that 
provide not only adequate resolution and sampling clock performance but also high linearity 
to minimize the contamination by distortion. Hence, a 16-bit DAC was chosen that additional-
ly offers an on-chip calibration routine for enhanced dynamic (low-distortion) performance in 
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Figure 5-5 Output spectra of the sinusoidal waveform generated by the NCO. Plots (a) and
(c) show the wideband and narrowband, respectively, spectral representation of
the NCO implementation with phase dithering. Plots (b) and (d) show the wide-
band and narrowband, respectively, spectral representation of the NCO imple-
mentation with Taylor series correction. 
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the desired frequency range. The on-chip calibration routine is controlled by DDFS Control 
block in the FPGA. In addition, the DAC uses low voltage differential signaling (LVDS) to 
perform the high-speed data connection to the FPGA and low-voltage positive emit-
ter-coupled logic (LVPECL) for driving the DAC by the sampling clock, dacclks . Advanta-
geously, both techniques are low voltage and differential and share therefore the benefits of 
reduced radiation of electromagnetic interferences caused by the high-speed data transfer. 
This protects the surrounding analog circuitry against high-frequency disturbances. Since a 
low-noise, low-jitter sampling clock is essential to achieve maximum performance of the en-
tire DDFS design, the DAC sampling clock is generated by the LVPECL output stage of the 
clock distribution unit, which will be described in section 5.4. The analog output of the DAC 
consists of differential (balanced) current sources providing rejection of common-mode sig-
nals present on the DAC output. Hence, balanced-to-unbalanced conversion accomplished by 
the center-trapped transformer (TC1-1T) is required to couple between the balanced DAC 
output and the unbalanced AMP input.  
The wideband fixed gain AMP 1 completes the DDFS stage and provide amplification of the 
output signal. This is required to drive the LO-PLL with an adequate signal level. The essen-
tial reconstruction filter is designed as eight-order elliptic band-pass filter with, in accordance 
to (5.5), a pass-band range of 25 – 75 MHz and adequate stop-band attenuation of at least -
120 dB. Furthermore, in order to accommodate matched source and load impedances, the fil-
ter is designed with a characteristic impedance of 50Ω . The eight-order filter topology 
presents a reasonable compromise between high stop band attenuation, small transition band-
width, and still low circuit complexity. Compared to equivalent Butterworth or Bessel filter 
designs, elliptic filters (also known as Cauer filters) provide steepest transition between 
pass-band and stop-band. Therefore, it allows for a compact filter design with a very small 
transition-band [173]. The schematic of the designed BPF and its corresponding frequency 
response are shown in Figure 5-6.  
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5.2.2 Design of the PLL stages  
Design of the RF-PLL stage  
The RF-PLL is attuned to the fixed frequency rfpll 1.16GHzf =  and thus does not affect the 
settling time of the entire RFISA synthesizer unit. Hence, the loop could be designed to attain 
minimized phase noise and spurious contamination at the output frequency of the phase-
locked RF-VCO. In reference to the explanations in section 4.1.1, the design of the loop filter 
is the most critical part of the RF-PLL stage in order to gain good spectral quality of the RF-
PLL output frequency.  
Figure 5-7 shows the schematic of the passive loop filter that is generally recommended in 
conventional charge-pump PLL applications [114] [128]. The filter components R1 and C1, 
which provide the current-to-voltage conversion, form a first-order low pass filter. They are 
essential to achieve the desired second-order PLL topology. The shunt capacitor C0, which 
extends the loop filter to second order, is employed for additional ripple filtering. This is re-
quired to avoid overload of the VCO and to suppress spurious signals due to the ripple voltage 
generated by the instantaneous changes in the charge-pump current across R1. Furthermore, 
for enhanced attenuation of the spurious signals due to the feedthrough of the phase detector 
frequency, a third low-pass filter section (R2, C2) was added, resulting in the third-order loop 
filter shown in Figure 5-7.  
The values of the filter components must be carefully chosen with regard to the stability crite-
rions of the second-order PLL model described in section 4.1.1. In order to maintain the sta-
bility criterions, the loop filter has to by approximated to first-order to comply with the re-
quirements for a second-order PLL model. Taking into account Gardner’s stability limit, the 
loop bandwidth have to be chosen at pd2 / 20gc fω π ⋅  in order to attain both adequate sta-
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Figure 5-7 Circuit design of the RF-PLL stage.  
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bility margin and sufficient suppression of feedthrough spurs. Furthermore, it is essential to 
keep the loop bandwidth from interacting with the additional pole frequencies of the loop fil-
ter design. A comprehensive analysis of the requirements to attain first-order approximation 
of the loop filter design can be found in several textbook, e.g. [114] [115].  
Provided that the phase noise of the VCO and the N-amplified phase noise of the TCXO pre-
dominate opposite to the other noise sources of the loop, the optimal loop bandwidth for a low 
noise PLL design is close to the frequency of intersection of the amplified phase-noise spec-
trum of the TCXO and the phase-noise spectrum of the free-running VCO [99]. Therefore, a 
RF-PLL loop bandwidth of rfpll 10kHzB =  was chosen.  
As mentioned in section 4.1.1, the amplitude of the feedthrough spurs are determined by the 
(trans-)impedance of the loop filter. Consequently, a decrease of the loop-filter impedance 
level is required. This implies a proportional increase of the nominal charge-pump current to 
maintain a constant value of the loop bandwidth rfpllB  specified before [132]. Hence, the no-
minal charge-pump current of the PLL-IC is set to its maximal value.  
Finally, to avoid peaking in the transition-band of the loop transfer response, which amplifies 
the in-band noise, a high damping factor (large phase margin, respectively) of the loop trans-
fer function is required. Hence, a phase margin of 81° is chosen to achieve sufficient flatness 
in the loop transfer response und, thus, to suppress VCO noise near the loop bandwidth. The 
characteristic loop parameters of the RF-PLL are summarized in Table 5-1.  
 
Table 5-1 Design parameters of the LO-PLL and RF-PLL.  
 design parameter RF-PLL LO-PLL 
 output frequency  1.16 GHz 1.16 GHz–2.16 GHz 
 phase detector frequency  20 MHz (ftcxo) 36.25 MHz–67.5 MHz (fddfs)
 reference divider  1 1 
 feedback divider  58 32 
 in-band noise amplification  35 dB 30 dB 
 loop bandwidth  10 kHz 934 kHz–980 kHz 
 settling time  < 30 ms < 5 us 
 phase margin  81° 51° 
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Design of the LO-PLL stage  
The frequency sweep time of the RFISA synthesizer unit is primarily determined by the set-
tling time of the LO-PLL stage. Hence, the LO-PLL had to be designed with regard to the 
capability of fast locking. It was therefore essential to maximize the loop bandwidth at least 
so wide that the settling time of the LO-PLL properly meet the specification in (5.8). Fur-
thermore, since the LO-VCO requires a higher tuning voltage than the charge pump of the 
PLL-IC can supply, an active loop-filter topology is needed in order to tune the LO-VCO over 
the wide frequency range given in (5.2).  
The schematic of the active loop filter design is shown in Figure 5-8. It also exhibits 
third-order topology and, thus, the filter design considerations described before can be 
adopted. Taking into account the lower bound of the DDFS tuning range in (5.5), the loop 
bandwidth of the LO-PLL is chosen at lopll 1MHzB = . This is high enough to provide fast lock-
ing of the PLL and still low enough to properly meet Gardner’s stability criterions. To achieve 
fast frequency settling of the LO-PLL, a low damping factor (low phase margin, respectively) 
of the loop transfer function is required (see section 4.1.1). Hence, a phase margin of 51° is 
chosen. Unfortunately, the tuning sensitivity of the LO-VCO considerably varies over its en-
tire tuning range. Adjusting of the loop gain factor K is therefore required to maintain the loop 
bandwidth chosen. Depending on the specified tuning sensitivity for the settled VCO frequen-
cy, adjusting of K in (4.1) is accomplished by increasing or decreasing, respectively, the pro-
grammable nominal charge-pump current as shown in Figure 5-9. 
The characteristic loop parameters of the LO-PLL designs are also summarized in Table 5-1. 
Simulation of the PLL behavior and calculation of the loop parameters and the particular filter 
components were done by the aid of the simulation software ADIsimPLL® from Analog De-
vices, Inc. The pertinent simulation results for the open loop gain and the settling time of the 
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Figure 5-8 Circuit design of the LO-PLL stage.  
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RF-PLL and LO-PLL designs are shown in Appendix A4. Setting of the divider values and 
the nominal charge-pump current of the PLL-ICs is accomplished by the corresponding Con-
trol blocks in the FPGA 
5.2.3 Design of the mixer stage  
At the end of the signal chain of the RFISA synthesizer unit, the frequency down-conversion 
and the amplification of the output signal, which eventually stimulates the particular sensor 
device, is accomplished by the IF-output stage. The circuit design in Figure 5-2 is divided into 
the RF-signal path ( rfs ), the LO-signal path ( los ), and the IF-signal path ( ifs ). The RF-signal 
path comprises the variable-gain amplifier (VGA) and the self-designed band-pass filter 
(RF-BPF). The LO-signal path comprises the fixed-gain amplifier (AMP 2), the ceramic 
high-pass filter (LO-HPF) with cut-off frequncy at 880 MHz, and the ceramic low-pass filter 
(LO-LPF) with cut-off frequency at 2575 MHz. Finally, the IF-signal path comprises two 
fixed-gain amplifiers (AMP 3 – 4) and the self-designed output low-pass filter (IF-LPF).  
The mixer device is a passive double-balanced diode mixer that inherently exhibits very good 
port-to-port isolation and spurious rejection. In principle, double-balanced mixers can be 
treated as LO-driven polarity reversing switch, connecting the signal, rfs , applied at the 
RF-port to the IF-port but reversing its polarity every half cycle of the LO-signal, los , [104]. 
The cascaded design of the LO-HPF and the LO-LPF yields a band-pass filter characteristic 
and is employed to minimize the contribution of wideband phase noise to the IF-output noise 
floor. For low distortion performance, the mixer requires a signal power of +13 dBm at the 
LO-port to switch the diodes fully on and off. Hence, the amplifier AMP 2, which provides a 
fixed gain of 18 dB, is employed in the LO-signal path to ensure a sufficient driver level by 
amplifying the output signal of the LO-PLL, los . Furthermore, in order to gainfully emphas-
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Figure 5-9 Tuning sensitivity of the wideband voltage controlled oscillator LO-VCO and 
adjusted nominal charge-pump current of the PLL-IC as function of the LO-PLL 
output frequency. (Tuning sensitivity is taken from data sheet)  
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ize the benefits of the double-balanced diode mixer, perfect impedance matching at all mixer 
ports is essential to attain overall symmetric circuit design. Hence, resistive matching net-
works, each with a characteristic impedance of 0 50Z = Ω , are employed in both input signal 
paths of the mixer. At the output of the mixer, proper wideband 50Ω  termination is ensured 
by the amplifier (AMP 3), which offers a very good input VSWR (voltage standing wave ra-
tio) of 1.2:1 up to a frequency of 4 GHz. Moreover, the amplifier provides a buffer stage not 
only to decouple the mixer output from undesired load variations due to the IF-filter’s input 
impedance, which is not constant over the wide frequency range, but also to drive the IF-Filter 
sufficiently. The amplifier AMP 4 decouples the IF-Filter from the synthesizer output and 
performs the driving amplifier that stimulates the sensor eventually.  
The RF-BPF and the IF-LPF are the most crucial elements in order to achieve the required 
frequency selection, transmitting the output frequency of  while sufficiently rejecting other 
mixer products, which are caused by the inevitable non-linear mixing operation. Since the 
interaction of all of mixer products in (3.3) becomes much more extensive when the input 
signals consist of undesired harmonics, sufficient filter stages applied to the mixer’s input and 
output signals were mandatory to attain high spectral quality of the IF-output signal. The 
RF-BPF, which is located before the mixer’s RF-port, acts as image reject filter. It is em-
ployed to effectively minimize the noise bandwidth of the signal rfs  and to suppress the har-
monics of the signal rfs . Latter is required to avoid that mixer products originated from har-
monics and spurs of the RF-PLL signal rfs  may down-convert within the pass-band of the 
IF-Filter. This would considerably impair the spectral performance of the output signal ifs . 
Hence, band-pass filtering of the signal rfs  minimizes the number of mixer products, which 
are originated from the term rfmf  in (3.3). Furthermore, a RF-BPF band-pass filter design that 
exhibits a steep roll-off characteristics and a very narrow pass-band proportional to its center 
frequency of rf =1.16Ghzf  is required to achieve sufficient reduction of the broadband noise 
floor of the signal rfs .  
The IF-LPF output filter must pass the desired output frequency o if lo rff f f f= = −  in (3.3) 
and sufficiently attenuate all mixer intermodulation products if lo rf= +f nf f  in (3.3), provided 
that sufficient attenuation of the harmonics of rff  is ensured. Assuming the minimum output 
frequency in (5.3), the first intermodulation product will occur at lo 10kHz 1.16Ghzf + ≈ . 
Furthermore, due to the mixer’s non-perfect LO-to-IF port isolation in practice, the signal 
applied at the LO-port is only attenuated by at least 20dB−  (value is taken from data sheet). 
This result in a LO-feedthrough, which appears in the output spectrum at 1.16Ghz  with a 
estimated power level of 13dBm 33dB= 20dBm+ − − . Additionally, estimation of the mini-
mum level of the IF-signal ifs  with 51dBm−  (as shown in Figure 5-3) and the specified max-
imimum spur level of 40dBc−  (see section 1.4), yields a maximum LO-feedthrough level of 
91dBm−  at 1.16Ghz . Consequently, 71dB−  IF-filter attenuation at 1.16Ghz  is required. 
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Taking into account the desired IF-LPF filter pass-band width of if 1GHzB = , a very steep 
roll-off characteristic in the range of 1.0GHz  – 1.16GHz  is essential. Unfortunately, ade-
quate high-order filter designs that consists of lumped elements, such as inductors and capaci-
tors, are not practicable at gigahertz frequencies because of both the significantly reduced 
quality factor and the wide spread of element values. Hence, to ensure optimum filter perfor-
mance of the RF-BPF filter and the IF-LPF filter at gighertz frequencies, filter designs in mi-
crostrip geometry are mandatory. 
The self-designed RF-BPF shown in Figure 5-10a is based on a microstrip combline filter 
structure with tapped-line input and output stages. Compared to other types of band-pass mi-
crostrip filter described in [174] [175], the combline structure beneficially offers structural 
compactness, allowing for a small-sized printed circuit board (PCB) implementation. In gen-
eral, combline filters are based on a structure of coupled resonators. The resonators consist of 
line elements (1 to n), which are short-circuited at one end, with a lumped capacitance loaded 
between the other end of each resonator line element and ground. The lines 0 and n+1 are not 
resonators but simply part of impedance-transforming sections at the ends. In this type of fil-
ter, coupling between the resonators is achieved by way of fringing fields between the resona-
tor lines. With the lumped capacitance present, the resonator lines can be less than quar-
ter-wave long at resonance, and the coupling between resonators is predominantly magnetic 
[174]. The larger the loading capacitances, the shorter the resonance lines, resulting in a more 
compact design of the filter structure. When taking into account a free-space wavelength of 
electromagnetic waves of approximately 30 cm at 1 GHz, the advantage in terms of a compact 
PCB implementation of combline filters compared with those that are based on quarter-wave 
resonance is apparent. Figure 5-10a shows the original physical PCB dimensions of the 
RF-BPF combline filter. The filter geometry was pre-calculated by synthesis formulas sug-
gested in [176] [177] and post-designed with the RF simulation software Ansoft Designer® 
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Figure 5-10 Layout in original physical dimensions of the microstrip filter geometry for (a)
the fifth-order combline band-pass filter with tapped-line input and output and 
(b) the seventeenth-order stepped-impedance low-pass filter.  
 77 
from Ansoft Corporation. The RF-BPF is specified with center frequency at 1.16GHz , a 
pass-band width of 1% (11.6 MHz), and characteristic impedance of 0Z =50Ω . To allow for 
fine adjustment of the filter performance, variable high-frequency capacitors made of tuning 
screws are employed. Beside these top-level filter parameters, the design and the geometry of 
microstrip filter designs depend on the PCB substrate material used. Hence, a specific high 
frequency hydrocarbon material (RO4350) that features very low tolerance of the dielectric 
constant was chosen for manufacture of the PCB (see section 5.7). The tapped-lines at the 
input and output of the filter design match the resonators with the microstrip traces’ 0Z =50Ω  
characteristic impedance of the surrounding circuit design. Measurement and simulation re-
sults of the filter’s frequency response are shown in Figure 5-11a. The measurement data were 
obtained using a Network Analyzer from Hewlett Packard, Inc., and reveal a stop-band atten-
uation of at least -40 dB and overall good agreement with the simulation results. 
The original physical dimension of the IF-LPF is shown in Figure 5-10b. The structure is 
based on a stepped-impedance low-pass microstrip filter, using alternating sections of very 
high and very low characteristic impedance transmission lines. In general, the design of mi-
crostrip filters involves two steps. First, selection of an appropriate LC-prototype filter design 
in accordance to the required specifications (e.g. cut-off frequency, stop-band attenuation, 
roll-off characteristic). Second, realization of an appropriate microstrip structure that approx-
imates the lumped-element prototype filter. The chosen prototype lumped-element filter 
shown in Figure 5-12 is a seventeenth-order low-pass filter with Chebyshev characteristics. It 
was designed with cut-off frequency at 1.0Ghz , characteristic impedance of 0Z =50Ω , and 
stop-band attenuation of 71dB  at 1.16Ghz . In order to obtain the corresponding microstrip 
structure, the series inductors are replaced with high-impedance line sections, LZ , and the 
shunt capacitors are replaced with low-impedance line sections, CZ . Taking into account the 
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Figure 5-11 Measurement and 2D-field simulation results of the filter attenuation as a func-
tion of frequency for the microstrip filter structures designed as (a) tapped-line
combline band-pass filter and (b) stepped-impedance low-pass filter.  
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dieelectric constant of the RO4350 substrate material, the ratio between LZ  and CZ  is set to 
the highest and lowest characteristic impedance that could be practically fabricated on the 
PCB. Synthesis formulas for calculating the lengths of the lines with regard to the correspond-
ing lumped elements in Figure 5-12 and the characteristic line impedances LZ  and CZ  can be 
found in [174]. Post-designing and simulation of the frequency response of the microstrip 
filter structure was again performed with the RF simulation software Ansoft Designer® from 
Ansoft Corporation. Results of the simulated and measured frequency response of the filter 
are shown in Figure 5-11b. The measured frequency response, which was obtained with a 
Network Analyzer from Hewlett Packard, Inc., reveals a stop-band attenuation of 70dB≈  at 
1.16Ghz  and is in appropriate agreement with the specifications.  
5.3 Analog front-end design of the digital vector voltmeter unit  
In order to benefit gainfully from the direct-sampling technique introduced in section 4.2, the 
analog circuit design of the digital vector voltmeter unit must be minimized to reduce not only 
the hardware complexity but also the overall noise and distortion otherwise introduced by the 
amount of components. Due to the required wideband design of the analog signal condition-
ing in front of the analog-to-digital conversion, a sophisticated circuit design is mandatory to 
attain low-noise performance at frequencies up to 1 GHz. The analog front-end circuit design 
of the digital vector voltmeter is shown in Figure 5-13. It solely comprises a channel switch 
(CSW), an input low-pass filter (IN-LPF), a variable-gain stage (DVGS) digitally controlled, 
a differential amplifier (DAMP), an anti-aliasing filter (AF), a high-speed 12-bit analog-to-
digital converter (ADC), and finally the FPGA. All components are listed in Appendix A1.  
The channel switch is an absorptive SPDT (single-pole double-throw) switch featuring high 
channel isolation and high frequency operation. Advantageously of the absorptive switch, the 
input impedance of the port that is not switched is matched to 50Ω , allowing for maintaining 
matching to the characteristic impedance of the coax cable connected. The following amplifi-
er (AMP 3) ensures proper wideband 50Ω  termination for the signal that is switched. Switch-
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Figure 5-12 Schematic of the prototype lumped-element low-pass filter.  
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ing of the input signals sa and sb is accomplished at the earliest stage in the analog front-end to 
reduce the hardware complexity along the entire signal path significantly. This, moreover, 
allows for compensation of parasitic effects, which are introduced by the components or the 
board layout, because only a single signal path for the conditioning of both input signals is 
used. Disadvantageously, switching the input channels implies a successive analog-to-digital 
conversion of the input signals, delaying the data acquisition time of the RFISA electronics 
system. Hence, a high sampling frequency of the ADC is needed to avoid significant delays.  
The ceramic low-pass filter (IN-LPF) offers a pass-band bandwidth of 1 GHz and a stop-band 
attenuation of -50 dB at 2 GHz. It is primarily employed in order to suppress high frequency 
interfering signals at the input of the RFISA electronics system and decrease the input noise 
floor. The following variable-gain stage, which is digitally controlled by the DVGS Control 
block in the FPGA, provides high amplification of weak input signals. This allows weak sig-
nals to be adjusted to an optimal amplitude level with respect to the resolution of the ADC. 
This is required to attain optimal SNR performance of the ADC (see section 4.2.2). Since no 
commercial IC for a digitally controlled variable gain amplifier offering an analog bandwidth 
up to 1 GHz was currently available, a cascaded amplifier-attenuator chain was designed to 
accomplish adjustment of the input amplification. The variable-gain stage comprises a cascad-
ing connection of three monolithic low noise, fixed gain amplifier (AMP 4 – AMP 6) provid-
ing an overall gain of 3 18dB 54dB⋅ =  and two passive 6-bit digital step attenuators (DAT1 
and DAT2) providing an overall attenuation of 2( 31.5)dB 63dB− = − . This results in a con-
trollable gain range of dvgs9dB 54dB− ≤ ≤ +G  adjustable in 0.5 dB increments. Alternating 
cascading of amplifier and attenuator devices protect for overloading of the fixed-gain am-
plifier. Since low noise and high linearity of the analog front-end is mandatory, the high gain, 
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Figure 5-13 Basic circuit design of the analog front-end used in the digital voltmeter unit. 
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low noise AMP 4 is employed at the earliest stage of the analog front-end in order to domi-
nate the overall noise performance as suggested in section 4.2.2. Furthermore, the bandwidth 
and the output linearity of the variable-gain stage remains constant regardless of the 
gain/attenuation setting because only fixed-gain amplifiers are employed. Supposed that no 
amplifier overdrives, the variable-gain stage therefore provides a dynamic analog front-end 
design that maintains almost constant noise and distortion performance over the gain adjust-
ment range. According to (4.15) and based upon the component values taken from the respec-
tive data sheets, the estimated noise figure of the analog front-end for the case dvgs 54dBG =  
is 80dB≈  at 1 GHz, and so that above the ADC’s theoretical signal-to-noise ratio of the em-
ployed 12-bit ADC, given by adc 74dBSQNR =  for 12 bitp = , 0.7FSR =  (see section 4.2.2). 
Because of the applied direct-sampling technique, the switched input signals of the RFISA 
electronics are sampled at high frequencies and, thus, the ADC specified by its high frequency 
performance constitutes the major critical component of the analog front-end. Unfortunately, 
currently no commercial ADCs are available that offer high resolution, high sampling fre-
quency, and high analog bandwidth at the same time [149] [151]. Since an analog bandwidth 
of the ADC of more than 1 GHz is essential for the direct-sampling technique, a 12-bit pipe-
lined ADC offering a full power analog bandwidth of 1.2 GHz and a differential clocking 
capability up to 250 MHz is employed. As mentioned in section 4.2.4, undersampling is not 
crucial when the direct-sampling technique is applied at known signal frequency. Hence, in 
order to ensure low-jitter sampling-clock generation by the clock synthesizer unit, which will 
be described in section 5.4, a LVPECL sampling clock, sadcclck, is synthesized that exhibits a 
frequency of adcclk = 200MHzf . This is high enough to avoid significant delays of the data 
acquisition time due to the successive sampling process of the input signals. Driving the input 
of a high-speed ADC requires differential signaling to ensure high accuracy and low harmonic 
distortion levels. In contrast to the transformer based balanced-to-unbalanced conversion ap-
plied in the DDFS stage, a fully differential amplifier is employed to convert the single ended 
input signal into a differential signal. This is required because conventional transformers do 
not cover the necessary frequency range from 10 kHz to 1 GHz. The SFIT copro block in the 
FPGA represents the digital signal processing for the sine-wave fitting computation, which 
will be described in section 6.2.1.  
Finally, the anti-aliasing filter between the differential amplifier and the ADC limits the noise 
bandwidth of the signal applied to the ADC and attenuates high-frequency distortion levels 
originated from the non-linearity of the amplifiers before. The self-designed differential an-
ti-aliasing filter is based on a fifth-order low-pass filter topology with Chebyshev filter cha-
racteristic to ensure sharp roll off [173]. The filter is designed with a cutoff frequency of 
1 GHz, a stop-band attenuation of 30dB−  at 2 GHz, and a characteristic impedance of 50Ω  
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to ensure overall impedance matching. The schematic of the differential filter and its corres-
ponding frequency response is shown in Figure 5-14.  
5.4 Clock synthesizer unit  
Generation of different reference clock signals is an essential part of the RFISA electronics. 
The key components of the RFISA electronics (PLL-ICs, DAC, ADC, and FPGA) require 
different clock frequencies as well as different clock levels, which must be derived from the 
20 MHz system master clock (TCXO). Moreover, the spectral quality of the various reference 
signals has crucial impact on the performance of the entire RFISA electronics. As explained 
in Chapter 3 and Chapter 4, for one thing, the quality of the synthesized output frequency in 
coherent frequency synthesis is directly affected by the accuracy and spectral performance of 
the frequency reference, and for another thing, the conversion performance of the specific 
high-speed ADC and DAC devices is extremely sensitive to the quality of the sampling clock 
In order to achieve high quality of the master clock and to generate multiple low-jitter sam-
pling clocks from the given master clock, an enhanced clock distribution topology is de-
signed. First, the master clock of the entire RFISA electronics is sourced from a high quality 
TCXO that offers a 20 MHz square-wave frequency reference with low phase noise and high 
frequency stability. Secondly, the high-speed, low-noise clock buffer (CLKBUF) is employed 
to reduce the fanout of the TCXO output signal, tcxos , and achieve a low-jitter clock distribu-
tion of the master clock to the specific sub-units of the RFISA electronics system. Third, a 
clock synthesizer IC (CLKSYN-IC) that provides multi-output clock generation and distribu-
tion function along with an on-chip phase-locked loop core is employed. All components are 
listed in Appendix A2. 
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Figure 5-14 Representation of (a) the schematic and (b) the frequency response (semi-
logarithm plot) of the differential fifth-order low-pass filter.  
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The CLKSYN-IC offers five independent clock outputs with LVDS or LVPECL output capa-
bility, each with individually programmable dividers (1/N). Furthermore, to accomplish the 
overall loop action, the phase-locked loop core requires solely few external components: the 
VCO and the components for the loop filter configuration. Beneficially, since the various out-
put clocks are derived by a divide-by N operation of a phase-locked frequency, high-speed 
clock signals with low jitter and noise performance can be obtained. For the voltage con-
trolled oscillator of the clock synthesizer (CLK-VCO) the same type of VCO as employed in 
the RF-PLL is used, but phase locked at higher frequency. The topology of the clock synthe-
sizer unit along with the required output specifications is depicted in Figure 5-15. Controlling 
and configuration of the CLKSYN-IC is accomplished by CLKSYN Control block in the 
FPGA. 
Since the frequency of the TCXO is exploited as reference, the phase locked loop is designed 
for a phase detector frequency at tcxo pd,clkpll 20MHz= =f f  and a fixed output frequency at 
clkpll 1.6GHzf = . This implies a reference-divider value of clkpll 1R =  and a feedback-divider 
value of clkpll 80N = . In order to generate the 400 MHz LVPECL sampling clock, ddfsclks , for 
the DAC employed in the DDFS stage and the 200 MHz LVPECL sampling clock, adcclks , for 
the ADC employed in the digital vector voltmeter unit, the corresponding clock dividers are 
set to a value of four and eight, respectively.  
The phase locked loop and, in particular, the loop filter must be designed wit regard to low 
noise and spurious signal performance in order to synthesize low-jitter sampling clocks. The 
considerations of the loop filter design are identical to that of the RF-PLL loop filter design 
(see section 5.2.2) because pd,clkpll pd,rfpll tcxo 20MHzf f f= = =  and the same key components 
as in the RF-PLL stage are employed. However, an active filter configuration must be chosen 
to supply the tuning voltage that is required to fix the frequency of the CLK-VCO at 1.6 GHz. 
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Figure 5-15 Circuitry of the clock synthesizer unit.  
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The active loop filter configuration is designed with a loop bandwidth of 10 kHz and a phase 
margin of 80°, which is equivalent to the loop parameter of the RF-PLL (see Table 5-1). The 
filter topology is the same as the active filter topology applied in the LO-PLL. Simulation of 
the loop behavior and calculation of the loop parameters and the particular filter components 
were performed with the software ADIsimCLK® from Analog Devices, Inc.  
5.5 Processor unit  
The processor unit of the RFISA electronics system depicted in Figure 5-16 provides the final 
computation of the impedance spectrum according to (2.2) and, with regard to the particular 
sensor application, the evaluation of the specific sensor data obtained from the analysis of the 
respective impedance spectra. It also supports various common peripheral interfaces for the 
data transfer to an external component, such as a personal computer or notebook (combined as 
host in the following), and for process controlling. Depending on the particular sensor appli-
cation, extensive data computation may accrue in order to determine the specific parameters 
from the sensor response. However, in order to allow stand-alone operation of the RFISA 
electronics, external data computation on a host is not feasible. Hence, a powerful central 
processing unit (CPU) embedded into the RFISA electronics is needed. 
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Figure 5-16 Functional block diagram of the processor unit.  
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The key component of the processor unit is the single-board computer ADNP/1520 from SSV 
Software Systems GmbH. The ADNP/1520 module provides an AMD 32-bit SC520 low 
power 586 CPU with 133 MHz clock speed and included hardware FPU (floating point unit), 
a complete set of PC/AT-compatible peripherals, a 16-bit ISA (industry standard architecture) 
expansion bus interface, and seven programmable interrupt (INT) inputs.  
In addition to the powerful 32-bit CPU, the ADNP/1520 module offers on-board: 16 MByte 
FLASH memory for the Embedded-Linux operation system, 64 MByte SDRAM (synchron-
ous dynamic random access memory) for storing data and specific application software, an 
IDE (integrated drive electronics) interface, two 16C550 UARTs (universal asynchronous 
receiver transmitter) providing two serial communication ports (COM1, COM2), and a LAN 
(local area network) controller providing a 10/100Mbps Ethernet interface. Due to the submi-
niature module dimension (82mm 36mm× ), a small-sized overall processor unit could be 
eventually realized.  
The Ethernet interface allows advantageously for both high-speed data transfer of the mea-
surement data to a directly connected host for data storing and installation of an embedded 
networking solution. Latter beneficially provides operation of the RFISA electronics by re-
mote control and data transmission to distributed hosts. This allows spatial separation be-
tween the RFISA electronics system and the host in laboratory or industrial application. Fur-
thermore, to connect the RFISA electronics system with a host via modern serial connections 
directly, the peripheral interfaces around the ADNP/1520 module have been extended with an 
additional USB (universal serial bus) interface. The USB interface is connected to COM1 by a 
XOR-operation8 on the USB and RS232 port. The USB-xor-RS232 interface is controlled by 
the complex programmable logic device (CPLD) and the transfer of the serial data via USB is 
accomplished by the USB-RS232 converter FT232BM from Future Technology Devices In-
ternational Limited.  
Beside the optional data transfer of the measurement data, the USB-xor-RS232 interface is 
primarily used for debugging and configuration of the RFISA electronics. The COM2 port is 
extended to a RS232/RS485 multi-protocol interface to support both standards of serial con-
nections for data transmission and process controlling. The IDE interface of the ADNP/1520 
is utilized to allow connection of a CompactFlash (CF) memory card for recording sensor data 
in stand-alone operation of the RFISA electronics systems over large periods. The peripherals 
of the RFISA electronics is completed by several general-purpose programmable in-
put/outputs (PIOs) controlled by the CPLD and the FPGA.  
                                                 
8 The exclusive OR (symbolized XOR) operation describes a logical disjunction on two operands result-
ing in a value of true if only one of the operands is true.  
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The processor unit also provides the interface to the FPGA that contributes as external peri-
pheral in the ISA address and data space of the ADNP/1520. For this purpose, the FPGA in-
cludes an ISABUS Control block, input and output register (INREG, OUTREG), and a data 
memory block (DMEM) to accomplish enhanced data exchange between FPGA and processor 
unit. Finally, in order to allow future expansion of the RFISA functionality (e.g. by a plug-in 
LCD module), an interface for a plug-in module is implemented, which provides the ISA bus 
interface, power supply, and programmable input/output ports (I/O).  
5.6 Sensor interface unit  
The sensor interface unit accomplishes the electrical and mechanical connection between the 
target sensor and the RFISA main electronics, well adapted to specific sensor application. In 
accordance to the principle of measurement described in section 2.1, the primary function of 
the sensor interface is to split the incoming synthesizer signal os  into the stimulus signal, 
which is applied to sensor, and the reference signal as  and response signal bs , which are rec-
orded by the RFISA main electronics. In order to provide individual and appropriate adapta-
tion to the specific sensor and sensing application, the sensor interface unit is separated from 
the RFISA main electronics, thus allowing for small-sized interface boards connectable close 
to the particular sensor. The separation, moreover, makes sophisticated sensor probes for 
in situ impedance-spectroscopy measurements possible. To ensure optimum accuracy at high 
frequency, the input and output of the sensor interface are matched to the characteristic im-
pedance ( 0 50Z = Ω ) of the coaxial cables that connect the RFISA main electronics with the 
separate interface electronics. In principle, any analog (passive or active) circuit configuration 
that is based on either RF current-voltage measurement methods or the RF transmission mea-
surement methods can be adopted for the design of the sensor interface electronics. With re-
gard to sensor applications that will be presented in section 7.3, four specific sensor-interface 
circuit designs were developed, each with the objective of a small-sized circuit layout to allow 
implementation in the particular sensor probe.  
The passive non-transformer circuit design in Figure 5-17a is based on the non-grounded 
transmission measurement method. It consists of some resistors solely and features therefore 
very small-sized circuit layout, wide impedance measurement coverage, and broadband fre-
quency operation because, in principle, not a frequency-dependent component is employed. It 
is primarily intended for BAW sensor applications and for testing the measurement accuracy 
of the RFISA electronics. Since BAW sensors exhibit a wide impedance range in the vicinity 
of the resonance (see Figure 2-5), the sensor device is embedded between resistive attenuators 
(ATTN). The attenuators are designed with a characteristic impedance of 0 50Z = Ω  and de-
couple the variations of the sensor impedance Z  from the characteristic input/output imped-
ance 0Z  of the sensor interface. This ensures overall impedance matching to the characteristic 
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impedance of the coaxial cable and the RFISA electronics. The voltage ratio is given by 
( )( )0 0( j ) ( j ) / 2 ( j )= ⋅ +r k Z Z Zω ω ω  where ( j )k ω  describes the frequency-dependent network 
equivalent and have to be calibrated according to (2.3).  
Proper decoupling of Z  from 0Z , however, requires high attenuation factors, 10dBA > − , for 
the ATTN blocks. Hence, due to the weak output signals as  and bs  that have to be recorded, 
sufficient noise reduction by the FPGA based sine-wave fitting computation is required to 
avoid deterioration of the measurement accuracy. The transmission measurement method with 
transformer circuit configuration allows for DC-grounded sensor measurements. Grounded 
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Figure 5-17 Circuit designs of the sensor interface unit for (a) passive transmission mea-
surement method, (b) active voltage-divider measurement method, and (c) mul-
tiplexed transmission measurement method.  
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measurement is primarily required for in-liquid applications of TFE-TSM sensors in order to 
allow grounding the sensing electrode to keep the electric and dielectric boundary conditions 
constant [178]. The employed transformers, however, restricts the usable frequency range due 
to their frequency-dependent transfer characteristic. 
The active circuit configuration in Figure 5-17b is based on the voltage divider principle of 
measurement and provides RF-grounded sensor measurement. It is intended for in-liquid ap-
plication of both capacitive sensors applied for dielectric spectroscopy and TSM-BAW sen-
sors. Specific adaptation to the particular sensor is achieved by proper choice of the series 
impedances ( 1( j )Z ω  and 2 ( j )Z ω ) in accordance to the predictable values of ( j )Z ω . Al-
though the active sensor interface configuration is able to provide signal amplification rather 
than attenuation, the required amplifier components (OPAMP 1 – 2) narrow the useable fre-
quency range. Furthermore, the inevitable input impedance of OPAMP 2, which is parallel to 
the sensor impedance, adversely affects the measured sensor impedance. The choice of the 
particular OPAMP depends therefore on the frequency range and impedance range require-
ments of the specific sensor application. For the dielectric spectroscopy, the wideband 
(500 MHz) FET-input (field effect transistor input) operational amplifier OPA656 from Texas 
Instruments, Inc., which features a very low input capacitance inherently, was chosen to mi-
nimize the impact on the measured impedance of the capacitive sensor. With the assumption 
of 2( j ) ( j )>>Z Zω ω , which is the general case because 2 ( )Z ω  is only employed to allow 
appropriate short-circuit calibration measurement, the voltage divider ratio is given by 
( )1( j ) ( j ) / ( j ) ( j )= +r Z Z Zω ω ω ω .  
With the example of impedance spectroscopy on a unloaded quartz crystal resonator (QCR), it 
is apparent from Figure 5-18 that both principles of measurement suffer from variations of the 
measurement sensitivity due to the non-linear relation between ( j )Z ω  and ( j )r ω . Basically, 
the sensitivity of the voltage-divider configuration is high for ( j )Z ω  close to 1( j )Z ω  and 
degrades as the gradient of the voltage-divider ratio levels off for higher impedances, causing 
deterioration of the impedance measurement accuracy. Adaptation of the series impedance 
1( j )Z ω  with respect to the highest predictable sensor impedance is therefore mandatory to 
spread the impedance range that is measurable with adequate sensitivity. However, this is 
attained at the expense of weaker signal levels that have to be measured in the lower imped-
ance range. Thus, the active voltage-divider sensor interface is well suitable for applications 
that require grounded sensor application with a high sensitivity in a narrow impedance mea-
surement range. As the result of the attenuator’s characteristic impedance of 0 50Z = Ω , the 
sensitivity of the transmission principle of measurement levels off for ( ) 50Z ω < Ω  but exhi-
bits an appropriate sensitivity over a broad impedance-measurement range. As shown in 
Figure 5-18, improving the sensitivity for lower impedance values can be obtained by applica-
tion of transformers with suitable transformer impedance ratio, NΩ .  
88 
In principle, additional multiplexer plug-in boards can easily extend all three sensor interface 
units for the application of multi-sensor arrangements. Figure 5-17c shows the developed 
transmission sensor interface unit with on-board multiplexer, which is intended for a langasite 
BAW gas sensor array for high temperature applications (see section 7.3.1).  
Integration of sensor interface circuitry into a sensor cell for in-liquid applications of 5 MHz 
QCR devices is shown in Figure 5-19. The sensor interface circuitry is based on the transmis-
sion measurement method. The cell has a cavity for 5 MHz QCR devices with 25.4 mm di-
ameter. Inside the cavity, two Pogo® pins provide electrical connection to the QCR’s elec-
trodes. The Pogo® pins are internally connected to the printed circuit board of the transmis-
sion circuitry. On top (sensing) side, an O–ring is used between the probe housing and the 
crystal retainer to seal the QCR electrodes from the liquid media.  
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Figure 5-18 Voltage divider and transmission principle of measurement in dependence on the
quartz crystal resonator’s impedance magnitude as a function of frequency for 
various circuit configurations.  
(a)    (b)  
Figure 5-19 Sensor cell for 5 MHz quartz crystal resonators. (a) top view onto the sensor cell 
(b) bottom view onto the integrated  sensor interface circuitry  
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5.7 Layout and assembling  
Operation of the RFISA electronics at high and very high frequencies requires not only suffi-
cient design strategy and component choice (as explained in the sections before) but also so-
phisticated printed circuit board (PCB) layout and assembling. Taking into account harmonics 
of the various RF/Gigahertz signals synthesized, frequencies far within the Gigahertz-range 
may occur. Moreover, the noise floor, spur performance, and jitter performance of the em-
ployed mixed/analog circuits (ADC-IC, DAC-IC, CLKSYN-IC) is greatly influenced by not 
only the high-frequency characteristic of the components chosen but also by corruptions of 
the power supply and, eventually, the circuit board layout.  
In order to avoid deterioration of the overall performance (measurement accuracy) of the 
RFISA electronics, in the first instance the well-known fundamental standards for RF cir-
cuit/board designs (e.g. sophisticated power supply de-coupling, star grounding of the sepa-
rated (solid) digital and analog ground planes, proper component placement, and sufficient 
floor planning [179], [180]) were strictly adhered. For the lumped elements employed for the 
various discrete LC-filter designs, specific high-frequency components with high self-
resonant frequency and high quality factor were chosen. In order to reduce the parasitic ef-
fects and, moreover, to save board area consumption due to the large total number of compo-
nents required for the overall operation of he RFISA electronics, all lumped components were 
chosen in 0603 small-sized package (1.6mm×0.8mm×0.7mm), which allows a reasonable 
compromise between small size and soldering manageability.  
Furthermore, to ensure compliance to the specifications for differential signaling (LVPECL, 
LVDS) and proper overall impedance matching to the RFISA electronics’ system impedance, 
all high-frequency (analog) and high-speed (digital) signal traces are designed as single-ended 
or edge-coupled differential microstrip transmission traces (shown in Figure 5-20a) with a 
characteristic impedance of 0 50Z = Ω  and 0,diff 100Z = Ω , respectively. Latter are required for 
LVDS and LVPECL signal/clock traces. In general, a microstrip transmission line is a signal 
trace on the top (or bottom) layer, separated by a dielectric layer from its return path in a 
ground (GND) or power plane. The structure’s dimensions (trace width, W , trace thickness, 
T , substrate material width, H , and gap, S , between differential traces) along with the di-
electric material properties determine 0Z , providing therefore a trace-controlled impedance 
on the PCB. A reasonable approximation for calculation of the corresponding trace imped-
ances is given in [179] and listed in Appendix A1.  
Due to the high-integration of the various DC, RF, and pure digital or mixed analog/digital 
components (low- or high-speed clocked) and the high-density of single-ended and differen-
tial traces (analog and digital), a six-layer PCB structure (shown in Figure 5-20b) is used to  
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ensure proper board layout, to allow for designing dedicated solid ground and power planes, 
and to choice an appropriate PCB layer stack-up. This also gave the opportunity for isolation 
between the various sections of the board in order to reduce undesired coupling. For the inner 
PCB layers, the standard, low-cost FR4 substrate material was chosen. As listed in Table 5-2, 
the specified electrical properties of FR4, however, exhibit large tolerances and vary with the 
frequency notably [181]. In order to ensure stable electrical properties over a broad frequency 
range, especially at frequencies far within the gigahertz range, the special high-frequency ma-
terial RO4350 was chosen for the top and bottom layer to provide a stable dielectric constant. 
This is needed to ensure maintaining of the specified frequency characteristic of the designed 
microstrip filters and the characteristic impedance of the microstrip transmission traces. The 
substrate thickness of the RO4350 layer was chosen at 254 µm to obtain a microstrip trace 
width of 0.52mmW = , which is in acceptable agreement with the pad size of most compo-
nents employed. Further remarks to the PCB layout can be found in [169]. 
 
Table 5-2 Dielectric constant and dissipation factor for different PCB materials9.  
 PCB material dielectric constant dissipation factor 
 FR-4 (glass reinforced epoxy) 4.1 – 5.3 0.002 – 0.02 
 RO4350 (glass reinforced hydrocarbon) 3.48 ±  0.05 0.0031 @2.5 GHz 
 
                                                 
9 Data obtained from printed circuit board vendor ANDUS ELECTRONIC GmbH. 
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Figure 5-20 Representation of (a) the structures for single-ended and edge-coupled differen-
tial microstrip traces, and (b) the board layer stack-up.  
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Figure 5-21 Photograph of the electronics system with top view of the synthesizer board. The 
geometry of the stepped-impedance low-pass filter is to be seen on the right side.
The combline band-pass filter is to be seen on the upper edge.  
As the final result, the entire RFISA electronics system could be assembled on three europrint 
size PCBs (160 mm×100 mm ×60 mm) mounted on top of each other, as shown in Figure 
5-21. In contrast to commercial benchtop instruments, this allows for a very compact overall 
measurement setup for impedance spectrum analysis. Assembling on different PCBs provides 
functional partitioning of the various units of the RFISA electronics system in order to reduce 
coupling between parts with high-speed digital electronics, RF/microwave analog electronics, 
and noise-sensitive DC analog electronics. Board interconnections are made by RG-178 coax 
cables for the high frequency analog signals and parallel board-to-board stacking connectors 
for the low-speed digital control signals and the power supply distribution. In order to prevent 
crosstalk between the boards, additional metal plates for shielding are employed. The metal 
plates are placed between the bottom sides of the printed circuit boards whereas all RF signals 
are routed on top side. Detailed photographs of the single printed circuit boards are shown in 
Appendix A5, and the seperate units are labled.  
5.8 Summary of the electronics system  
The content of this chapter was focused on the detailed hardware description of the RFISA 
electronics system. The final circuit design was primarily dictated by the electronic compo-
nents that were presently available because they had imposed the most constraints on it. With 
regard to the specifications defined in section 1.4 and the conclusions presented in Chapter 4, 
a compact electronics (160 mm×100 mm ×60 mm) was developed, which allows for a porta-
ble and stand-alone operation of RF impedance spectrum analysis for in situ sensor applica-
tions.  
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A RF sine-wave synthesizer unit was designed, which meets the requirements on compact 
circuitry (single PCB), high output frequency range (10 kHz – 1 GHz), fine frequency resolu-
tion (1 mHz), fast settling time (<10 µs), and output level adjustment (-20 dBm – 15 dBm). 
To achieve also highest possible spectral quality of the RF output signals synthesized, micro-
strip filters based on comb-line band-pass and stepped-impedance low-pass geometries were 
designed to effectively reduce the noise and spurs contamination. To ensure excellent close-
to-carrier spectral quality of the output signal, the DDFS circuitry driving the frequency-
tunable PLL was separated into the numerical controlled oscillator with Taylor series correc-
tion implemented in FPGA and the high-speed high-resolution DAC.  
A specific high-frequency PCB substrate material (RO4350) and an appropriate PCB layer 
stack-up were chosen to make a high-density PCB layout possible and ensure adequate 
high-frequency performance of the microstrip structures far within the GHz-range. The de-
signed clock synthesizer unit provides enhanced distribution of various high-frequency clock 
signals with low-jitter performance. The application of the direct-sampling technique has con-
siderably reduced the circuit complexity. The employment of a high-speed ADC with 
200 MHz sampling clock avoids noticeable time delays, which otherwise appear due to the 
successive sampling process of the input signals, and provides fast sensor data acquisition of 
the RFISA electronics.  
Furthermore, with the development of a cascaded amplifier-attenuator chain employed in the 
analog-front of the direct-sampling digital vector voltmeter unit, weak input signals can ade-
quately be amplified to attain optimum performance of the analog-to-digital conversion (max-
imum amplification: 54 dB). Beside various common communication and peripheral interfac-
es, the developed processor unit provides sufficient computing power for extensive data, sen-
sor data computation, and on-board data storing (CF-card) over large periods in stand-alone 
operation of the RFISA electronics.  
Finally, different small-sized sensor interface units installable in specific sensor probes were 
developed, which provide appropriate adaptation of the measurement sensitivity according to 
the predictable sensor impedance range, and, in addition, grounded or non-grounded sensor 
measurements. Separation of the sensor interface unit from the RFISA main electronics had 
allowed for individual adaptation to the specific sensor application without the need to rede-
sign the overall RFISA electronics.  
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Chapter 6                     Formel-Kapitel (nächstes) Abschnitt 1      
Digital system design  
An overview of the digital system design implementation in FPGA is given in this chapter. The 
topic is focused on the concept description of the high-speed digital signal processing, which 
is required to achieve real-time data computation at the speed of the sampling clock. A com-
plete description of implementation details, in particular for controlling the autarkic mea-
surement task and the electronic components of the analog circuit design, is not provided, as 
it would extend the scope of this work. A modified processing for the sine-wave fitting is pre-
sented, which allows for combined fixed-point and floating-point real-time computation of the 
complex algorithm by FPGA hardware instead of usually applied digital signal processor.  
6.1 FPGA on-chip system architecture and main control  
The digital system design of the RFISA electronics is separated into the software-
programmable processor implementation (PRO unit, see section 5.5) and the hardware-
programmable FPGA implementation. The task of the FPGA is to operate as autarkic 
frond-end coprocessor of the direct-sampling digital vector voltmeter unit and measuring con-
troller of the entire RFISA electronics system. Due to the autarkic operation, the resources of 
the processor unit are simultaneously devoted to accomplish higher-level data computation 
(e.g. sensor data evaluation), off-board process control, or host communication tasks. Op-
posed to dedicated digital signal processors, a FPGA based DSP system was chosen because 
modern FPGA devices support both high-speed DSP implementation for real-time data 
processing of the recorded signals a,b[ ]s n  and parallel processing tasks to carry out measuring 
control and data processing simultaneously. The employed VirtexTM-4LX25-10 FPGA device 
from Xilinx, Inc., offers high integration of logic cells (24192 cells), 48 embedded 
Xtreme-DSP slices operating fully-pipelined at speeds up to 400 MHz (each Xtreme-DSP 
slice contains one dedicated 18×18 multiplier, an adder, and an 48-bit accumulator), and 448 
programmable user input/outputs supporting single-ended (e.g. LVTTL, LVCMOS) and diffe-
rential (LVDS) input/output standards.  
The on-chip FPGA system architecture is depicted in Figure 6-1. In addition to the various 
control blocks introduced in Chapter 5, the FPGA system architecture includes the MAIN 
block for controlling and timing the overall measuring tasks. The SYN block controls the ana- 
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log components of the synthesizer unit and the operation of the numerical controlled oscillator 
(NCO). The DVVM block is implemented for controlling the analog components and tasks of 
the digital vector voltmeter unit. The frequency coprocessor (FREQcopro) in Figure 6-1 com-
putes the frequency sweep by updating the current DDFS phase tuning word PTW . Updating 
the current frequency can be accomplished by either linear frequency sweeps or logarithm 
frequency sweeps. Latter is required to provide adequate frequency distribution in broadband 
impedance spectroscopy applications. The SFITcopro block represents the fixed-point copro-
cessor implementation for the real-time computation of the vector coefficients of the sine-
wave fitting (see section 6.2.1). The FPUcopro block represents the floating-point coprocessor 
implementation to compute the matrix of the sine-wave fitting (see section 6.2.2). Finally, an 
autarkic on-chip signal averaging operation is implemented to support enhanced noise reduc-
tion along with the capability of fast data acquisition .Controlled by the MAIN block, all 
blocks are implemented in parallelism operation to provide high overall data throughput. This 
allows fast overall system operation in order to attain short measurement periods. 
The main measuring sequence is shown in Figure 6-2. In order to reduce the resource usage of 
high-speed Xtreme-DSP slices, computation of the sine-wave fitting is subdivided into two 
consecutive tasks, where sample-free computations are accomplished during the waiting time 
window of the overall measuring sequence.  
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Figure 6-2 Simplified flowchart of the main control measuring sequence.  
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Flexible time adjustment of the measuring sequence is realized by controlling the frequency 
sweep period, sweept , which defines the time between setting the new frequency and recording 
the input signal as , and by controlling the measuring sequence period measpert . Latter allows 
constant time pattern between continuous measurements of impedance spectra in stand-alone 
operation of the RFISA electronics system. In a accordance to the settling time of the LO-PLL 
stage (see section 0), the frequency sweep period is determined by sweep 5µst ≥ .  
Settings of the measuring sequence are specified by the data structure that is written into the 
input registers (INREG). The data structure includes:  
• start frequency (FSTART),  
• incremental frequency (FINC),  
• number of frequency points (FPTS)  
• linear/logarithm sweep frequency mode (LINLOG),  
• source power of the SYN unit (SPWR),  
• input gain of the DVVM unit (IGAIN),  
• frequency sweep period (TSWEEP),  
• measuring sequence period (MEASPER),  
• number of sample points (SPTS),  
• number of averages (NAVG),  
• setting of the 15 auxiliary I/O ports (AUX),  
• temperature enable (TEMPEN),  
• measurement enable (MEASEN).  
Controlled by an interrupt request the computed vector parameters of the recorded signals, 
which are cached into the data memory (DMEM), the corresponding frequencies and the 
measured temperature data are read by the processor unit in blocks after 512 frequencies. 
Access to the DMEM and the input/output control registers (INREG/OUTREG) is accom-
plished by the processor unit via the ISA-BUS. To allow for enhanced data transfer between 
FPGA and processor unit, the FPGA constitutes an external memory device in the ISA ad-
dress and data space of the ADNP/1520.  
The 20 MHz master clock (FCLK) drives most of the blocks depicted in Figure 6-1. The 
blocks computing the sine-wave fitting operations (SFITcopro, DPRAM, FPUcopro) are 
clocked by the high-speed data-output clock of the ADC (200 MHz) as well as a low speed 
(50 MHz) clock-aligned derivative from it. The NCO block, which produces the discrete sinu-
soidal waveform [ ]ncox n  loading the digital-to-analog converter of the DDFS stage, is 
clocked by the DAC’s high-speed data-output clock (400 MHz). All high-speed clocks or 
their derivatives are properly conditioned by dedicated on-chip digital clock management 
(DCM) circuits in the FPGA. 
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6.2 Digital signal processing  
The FPGA application as autarkic frond-end coprocessor of the digital vector voltmeter unit 
(DDVM) aims to co-implement high-speed data acquisition functionality and digital signal 
processing (DSP) functionality. The data acquisition functionality is required for recording 
the sampled signals a,b[ ]s n  at the speed of the sampling clock. The DSP functionality is re-
quired for parameter estimation of the recorded signals by computing the three-parameter 
sine-wave fitting (SFIT) method.  
In contrast to software computation using a low-cost data acquisition board as reported in [38] 
or a digital signal processor as reported in [39], a complete FPGA computation of the DSP 
routines was preferred because FPGAs provides high level of parallelism. This allows for 
real-time computation of the three-parameter SFIT at the speed of the ADC’s sampling clock 
( adcclk 200MHzf = ) and makes the delay due to the sequential sampling of as  and bs  insigni-
ficantly. Furthermore, since a flexible, large number of sample points J is desired in order to 
reduce the noise sensitivity of the SFIT method, this approach avoids the need for resource-
rich FPGA memory implementation for storing the incoming samples a,b[ ]s n . Thus, a flexible 
DSP performance even with large values of J  is provided. Particularly, with regard to the 
weak output signals of the sensor interface unites introduced in section 5.6 and the significant-
ly decreased signal-to-noise ratio at high frequencies due to the applied direct-sampling tech-
nique (see section 4.2), the capability to operate with a flexible, large number of total sample 
points became essential. However, to avoid resource-rich FPGA implementation for determi-
nation the closed form least-square solution (4.19), the computation effort for the best-fit ap-
proach (4.18) had to be simplified.  
In order to obtain minimum error for the solution in form of (4.18), the partial derivatives 
with respect to the target parameters being fit to zero  
 ( ) ( ) ( )( )o s a,b a,b o s a,b o s a,b
1a,b
0 2 cos 2 [ ] cos 2 sin 2
=
∂ ⎡ ⎤= = − ⋅ − − −⎣ ⎦∂ ∑
J
n
f nt s n A f nt B f nt G
A
ε π π π  (6.1) 
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yield the linear system of equations (6.4) that must be solved. 
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Calculation of the inverse matrix 1−D  yields  
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where 2 2 22= ⋅ − ⋅ ⋅ ⋅ − ⋅ ⋅ + ⋅ + ⋅SC J SC S C SQ CQ J SQ C CQ SD  is the determinant of D . 
Furthermore, from (6.13) it is obviously that 12 21c c= . With insertion of (6.13) into (6.4), the 
target fitting parameters a,bA  and a,bB  can be obtained from (6.14) and (6.15), respectively.  
 ( )a,b 11 a,b 12 a,b 13 a,b1A c YC c YS c Y= ⋅ ⋅ + ⋅ + ⋅D  (6.14) 
 ( )a,b 12 a,b 22 a,b 23 a,b1B c YC c YS c Y= ⋅ ⋅ + ⋅ + ⋅D  (6.15) 
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Since D  is only a scaling factor dependent on the instantaneous frequency of  and indepen-
dent of the content of the data record a,b[ ]s n , it will be canceled out by computation the vector 
voltage ratio a b( j ) ( j ) / ( j )r V Vω ω ω=  in (2.2). Hence, it is not needed to determine D , sim-
plifying the implementation of DSP routines into the FPGA hardware as well. Computation of 
a,bA  and a,bB  without D  is consecutively executed for both recorded signals at the instanta-
neous frequency of . The required operation are accomplished by specific DSP routines im-
plemented into the FPGA blocks: SFITcopro that computes the coefficients (6.5) – (6.12) and 
FPUcopro that sequentially computes the intermediate data to determine the matrix elements 
( 11c , 12c , 13c , 22c , 23c ) in (6.13). Finally, the FPUcopro also solves (6.14) and (6.15). The ob-
tained parameter values of a,bA  and a,bB  along with the respective frequency values are stored 
into the DMEM in Figure 6-1. Computation of the complex voltage ratio  
 a a
b b
( ) j ( )( j ) ( ) ( )
( ) j ( )
B Ar r
B A
ω ωω ω φ ωω ω
+= = ∠+  (6.16) 
and, finally, the complex impedance ( j )Z ω  without calibration data according to (2.2) or 
with calibration data according to (2.3) is executed by software routines in the processor unit 
of the RFISA electronics system.  
The FPGA implementation of the SFITcopro and FPUcopro blocks is described in the follow-
ing sections. In order to provide a large number of total sample points J without delaying the 
overall measuring sequence, the design efforts of the corresponding DSP implementations 
were concentrated on high-speed clocking capability and high data throughput. High-speed 
clocking and high date throughput could be realized by extensive utilization of parallel DSP 
operations and well-designed allocation of a sequential data flow. Computation of the eleven 
coefficients (6.5) – (6.12) (taking into consideration that (6.10) – (6.12) must be computed for 
both sampled input signals) involves ordinary multiply-accumulate operations, which can 
gainfully be implemented into specific FPGA logic recourses. The total number of multiply-
accumulate cycles depends on the value of J. With the derivation described before, computa-
tion of (6.14) and (6.15) requires fifteen intermediate calculations to determine the required 
five matrix elements ( 11c , 12c , 13c , 22c , 23c ) in (6.13) and lastly ten calculation steps to solve 
(6.14) and (6.15), giving a fixed total number of operations of twenty-five.  
Prerequisite for application the three-parameter sine-wave fitting is the exact knowledge of 
the frequency value of  of the instantaneous signal being fitted. To ensure exact frequency 
knowledge two techniques are applied. First, as described in section 5.4, the RF-PLL refer-
ence signal and the ADC/DAC sampling clock signals are derived from a single 20 MHz sys-
tem master clock in the clock synthesizer unit of the RFISA electronics system. This ensures 
that frequency fluctuations of the master clock affect all signals in the same manner. Second, 
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in order to avoid divergences due to the finite numerical precision by FPGA computations, 
the implemented FREQcopro computes not only the frequency sweep but also the sine-fit 
phase tuning word, SPTW , from the instantaneous DDFS phase tuning word PTW . This 
ensures proper derivation of the SPTW  from the PTW . The sine-fit phase tuning word is the 
binary representation of the instantaneous stimulus frequency of  with respect to the sampling 
frequency adcclkf , given by 
 clk lopll( )= − ⋅ ⋅SPTW PTW OTW r N  (6.17) 
where OTW  is the binary representation of the minimum DDFS output frequency ddfs,minf  in 
(5.5), clk ddfsclk adcclk/ 2= =r f f  the ratio between the DAC and ADC sampling clock, and lopllN  
the LO-PLL feedback divider value (5.4). Since the values of the clock ratio clkr  and the feed-
back divider lopllN  are chosen to a power-of-two, the required multiply operation can be re-
placed by simple shift operation.  
6.2.1 Sine-wave fitting coprocessor  
The block diagram of the SFITcopro unit is shown in Figure 6-3. The efforts of the SFITco-
pro implementation were focused on an optimized balance between high-speed operation per-
formance and reasonable utilization of the FPGA resources. The finite state machine (FSM) 
controls the timing and the data flow of the SFIT processing sequence and interacts with the 
higher-level MAIN control block in Figure 6-1. The 37-bit accumulator (PACCUM) produces 
the phase stream that addresses the CORIDC processor that computes the digital sine and co-
sine waveform stream. Two dedicated Xtreme DSP slices (MAC 1 – 2) perform in parallelism 
the multiply-accumulate operation and one ACCUM block accomplishes the accumulator 
operation. The results for the coefficients are formed after N operations and the FLOAT block 
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Figure 6-3 Block diagram of the fixed-point sine-wave fitting coprocessor design.  
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converts the respective coefficient data from the fixed-point integer representation to the 
double format (64 bits) floating-point representation. Finally, the calculated coefficients are 
stored in a dual-port random access memory (DPRAM) before the operations of the FPUco-
pro start. The DPRAM is randomly accessible at Port A from the SFITcopro storing the ele-
ven coefficient data. At Port B, the FPUcopro reads the coefficient data for the floating-point 
operations.  
The CORDIC (COordinate Rotation DIgital Computer [182]) is a specific hardware-efficient 
iterative algorithm using only shift and add operation to perform various trigonometric and 
vector transformation operations, such as computation of the sine and cosine values or the 
polar-to-rectangular bidirectional transformation of an input vector. A comprehensive descrip-
tion for the iterative operation of the CORDIC algorithm can be found in e.g. [148] [182]. In 
principle, there are a number of configurations to implement the CORDIC algorithm into 
FPGA. The complexity depends on the clocking speed versus area tradeoff. Hence, in order to 
gain a logic implementation optimized for both speed and area, a parameterizable logic core 
offered from Xilinx, Inc., is employed.  
As mentioned in section 6.1, computation of the eleven coefficients at each frequency is sub-
divided into four processing steps (SFIT I – IV, see Table 6-1). This allows multiple utiliza-
tion of logic blocks, which significantly reduces the resource requirements. The SFITcopro in 
autarkic operation accomplishes sequential processing of step SFIT I – II and SFIT III – IV. 
The start for executing the entry processing steps I and III is controlled by the higher-level 
MAIN control sequence depicted in Figure 6-2. At each processing step the MAC 1 – 2 and 
ACCUM operations are carried out in parallelism. Since autarkic processing of the SFIT I and 
II steps is accomplished during the essential waiting time window sweept  of the overall mea-
suring sequence, the sequential operation does not significantly delay the measurement period 
per frequency. The SFIT III and VI processing steps comprise the successive sampling 
processes of signal as  and bs .  
  
Table 6-1 Processing steps of the sine-wave fitting computation.  
operation SFIT I SFIT II SFIT III SFIT IV 
MAC 1 sine sine=SQ×∑  sine cosine=SC×∑ a as sine=YS×∑   b bs sine=YS×∑  
MAC 2 cosine cosine=CQ×∑  — a as cosine=YC×∑  b bs cosine=YC×∑
SUM  sine S=∑  cosine C=∑  a as Y=∑   b bs Y=∑  
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Figure 6-4 Block diagram of the floating-point coprocessor design. 
The various fixed-point operands in Figure 6-3 are represented by the two’s complement frac-
tional Qx.y notation. In this notation x represents the bits for integer portion and y the bits for 
fractional portion; the total number of bits is 1+x+y including the sign bit in the most signifi-
cant bit position. According to the ADC resolution, the input samples a,b[ ]s n  are represented 
by a data word size of 12 bit. The word size of the number of sample points is specified with 
16 bit, allowing for 162 65536J = =  accumulations in order to provide enhanced noise sup-
pression by the sine-wave fitting method.  
With a careful circuit hardware description in VHDL (Very-High-Speed Integrated Circuits 
Hardware Description Language) to implement the DSP functionalities into the FPGA, exten-
sive use of pipelining for time-critical sections, and specific adaptation to the internal Vir-
texTM-4LX25 structure to gainfully benefit from the dedicated hardware recourses, it was at-
tained to operate the sine-wave fitting coprocessor with non-truncated data word sizes at the 
high speed of the ADC’s sampling clock ( adcclk 200MHzf = ). This allows real-time 
processing of the incoming samples a,b[ ]s n  to compute the corresponding coefficients (6.10), 
(6.11), and (6.12).  
6.2.2 Floating-point coprocessor  
The FPUcopro design in Figure 6-4 aims to sequentially compute the twenty-five intermediate 
calculations in double format (64 bits) floating-point operations to solve (6.14) and (6.15). For 
this purpose, an ADDSUB block performing floating-point addition/subtraction operations 
and a MULT block performing floating-point multiplication operations are designed. The 
finite state machine (FPU-FSM) in autarkic operation executes the control sequence for 
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processing and timing the sequential data flow of the operands and the floating-point compu-
tation tasks. Intermediate results are cached into the CACHE dual-port memory block. Inte-
raction with the higher level finite state machine of the SFITcopro is accomplishes via some 
control lines. Due to the hardware complexity of FPUcopro design, the operation clock fre-
quency is set at 50 MHz and derived from the ADC’s sampling clock (200 MHz) by using a 
dedicated DCM core in the FPGA. For the floating-point arithmetic operations, highly opti-
mized IP (intellectual property) cores offered from Xilinx, Inc., are employed to combine 
speed and efficient resources usage.  
Memory access and computation of the intermediate calculations is executed in a specific 
operation sequence in order to produce high data throughput. The operation sequence allows 
in parallelism multiplication and addition/subtraction operations applied to the stored coeffi-
cient data or the cached intermediate results. The operation sequence for computation the in-
termediate results for the matrix elements in (6.13) starts when the SFIT I processing step in 
section 6.2.1 is finished and ends when the SFIT III processing step (sampling of signal as ) is 
completed. Then, the second computation sequence starts to solve (6.14) and (6.15) for as . 
When sampling of signal bs  is completed, the third computation sequence starts to solve 
(6.14) and (6.15) for bs . As described before, determining of D  is not needed. Finally, com-
puted values for a,bA  and a,bB  will be stored in the output data memory DMEM in Figure 6-1.  
Due to the almost parallel processing of the SFITcopro and FPUcopro operation sequences 
and with a reasonable assumption of 512≥J  total number of samples, the latency due to 
pipeline processing and channel switching are negligible. Thus in accordance to the 
processing steps listed in Table 6-1, the total computation time for the sine-wave fitting can 
reasonably be approximated by  
 sfit s4 for 512≈ ⋅ ⋅ ≥t J t J  (6.18) 
where s adcclk1/ 5 ns= =t f  is the sampling time with regard to sampling frequency 
adcclk 200 MHzf = . Taking into consideration the total record time ( s2 ⋅ ⋅J t ) for sampling 
both signals ( as  and bs ) and the essential waiting time window ( sweep 5µs≥t ), the imple-
mented high-speed parallel DSP sequences allow large data word sizes to attain high compu-
tation precision and do not significantly delay the total measuring sequence. Note, the general 
case 512≥J  also ensures sweep 5µs≥t  due to the sequential execution of the processing steps 
SFIT I and SFIT II in Table 6-1. The total processing time, proct , for the measuring sequence 
depicted in Figure 6-2 with 512J ≥  depends on the chosen sweep time sweept  and is given by 
 proc s seq sweep sfit
proc sweep s seq sweep sfit
4 for  / 2
2 for  / 2
= ⋅ ⋅ + <
= + ⋅ ⋅ + >
t J t t t t
t t J t t t t
 (6.19) 
104 
where seq 2.5µs=t  specifies the overall time of the intermediate procedures in Figure 6-2, 
which are clocked by the 20 MHz RFISA master clock. For the case sweep s2< ⋅ ⋅t J t , 152=J  
samples per recorded signal can be taken without exceeding the specified maximum 
processing time (1 ms per frequency of the entire spectrum, see section 1.4). This maintains 
fast data acquisition of the RFISA electronics system even with a large total number of sam-
ples per signal and thus allows for sufficient noise suppression by the sine-wave fitting me-
thod. Furthermore, when sweept  is set in the order of the maximum settling time of the synthe-
sizer stage (5 µs), the total processing time per frequency can reasonably by estimated by 
proc sfit≈t t , when 512>J . Hence, change between very fast data acquisition and enhanced 
noise suppression due to the averaging process of the sine-wave fitting can easily be done by 
scaling J.  
6.3 Summary of the digital system design 
The topic of the previous chapter was focused on the primary parts of the digital system de-
sign implementation in FPGA. The main task of the FPGA is the autarkic operation as frond-
end coprocessor for the direct-sampling vector voltmeter unit and measuring controller of the 
entire RFISA electronics system. Latter allows for continuous data acquisition without inter-
ruption by the processor unit. This gives the RFISA processor unit time resources for parallel 
processing of higher-level sensor data computation and host communication tasks. The com-
bined fixed-point and floating-point DSP implementation of a modified sine-wave fitting in 
FPGA hardware provides real-time computation of the vector components (real and imaginary 
part) of the recorded signals at the high-speed ADC sampling clock. With the extensive appli-
cation of parallel DSP operations and a well-designed allocation of a sequential data flow, a 
high data throughput with large data word sizes is achieved. Latter is required to ensure high 
numerical precession for the sine-wave fitting to be computed by the finite DSP implementa-
tion. Thus, in spite of the sequential sampling process of the input signals to be recorded and 
the essential waiting time due to the settling time of the RFISA synthesizer unit, fast data ac-
quisition is achieved, even when a large number of sample points for better noise suppression 
is chosen.  
When the frequency sweep time is set in the order of the synthesizer’s settling time, adjust-
ment of the total number of sample points allows for either enhanced noise suppression with 
many sample points or very fast measurements with fewer sample points. The minimum 
(complete) data processing time for one frequency per spectrum is 12.74 µs and the maximum 
data processing time is approximately 1.3 ms. In comparison to commercial benchtop instru-
ments, very fast data acquisition can be achieved to establish impedance spectroscopy in the 
application of real-time kinetic analysis with quartz crystal resonators [47] or resonant sensor 
arrays (see section 7.3.1).  
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Chapter 7                     Formel-Kapitel (nächstes) Abschnitt 1     
Measurement results  
The following measurement have been done to prove the applicability of the developed elec-
tronics system. The first measurements have been focused on the evaluation of the spectral 
performance of the synthesizer output signal in comparison with the expected values for the 
maximum power level of spurs and harmonics. The impedance measurement accuracy has 
been proved with a quartz crystal resonator. A comparsion of the impedance spectra meas-
ured with the electronics system and a standard benchtop instrument as reference has given 
information about the attainable measurement precision. The application of the electronics 
system for narrowband impedance spectroscopy on acoustic microsensors has been tested 
with a langasite bulk acoustic wave resonator for high temperature in situ sensor applications 
and with a lateral field excited quartz crystal resonator for in-liquid sensor applications. The 
broadband impedance measurement performance has been proven with a capacitive sensor 
probe for dielectric spectroscopy.  
7.1 Noise and spurious performance of the synthesizer unit  
The aim of section 5.2 was to present the developed hybrid synthesizer design, which results 
from a reasonable compromise between the desired minimized circuitry, the electronic com-
ponents that were presently available, and the efforts to achieve low noise and spurs contami-
nation at the output frequency. With regard to the standards specified in [48], the require-
ments on the noise and spurious performance of the synthesizer output signal were defined in 
section 1.4. They include a minimum sideband attenuation of –60 dBc in the range of 10%±  
to the carrier frequency (narrowband spectral performance) and a usual spur and harmonic 
attenuation of –40 dBc (wideband spectral performance). In accordance to the conclusions 
presented in section 4.1.4, several design efforts were described in section 5.2 to reduce the 
close-to-carrier noise and spurs contamination originated from the wideband DDFS-driven 
LO-PLL stage. Furthermore, different filter geometries in microstrip technique were em-
ployed to reduce the broadband noise and harmonic contamination caused by the mixer opera-
tion. Hence, the noise and spurious performance of the RFISA synthesizer unit was verified 
on the two critical signals: (a) at the output of the DDFS stage and (b) at the synthesizer’ 
IF-output. For this purpose, the respective signal spectra were measured using the benchtop 
Spectrum Analyzer 4396A from Agilent, Inc.  
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As mentioned in section 5.2.1, determination of the spectral performance for all output signals 
generated by the wideband-tunable DDFS stage is not feasible. Hence, in accordance to the 
simulated output spectra of the numerical controlled oscillator in section 5.2.1, the same odd 
phase tuning word was chosen for verification the spurious performance of the DDFS stage. 
Figure 7-1 shows output specta of the DDFS output signal (fddfs = 49.99 MHz, output power 
level 6 dBm) in comparison with the output spectra of the signal generated by a commercial 
Arbitrary Function Generator (AFG2020) from Tektronix, Inc. The the narrowband spectral 
representation ( ddfs lopllf B± ) is related to the loop bandwidth of the LO-PLL ( lopll 1MHzB = ) 
whereas the wideband spectral representation is related to the bandwidth of the DDFS band-
pass reconstruction filter (25 MHz – 75 MHz).  
It is obvious from the spectrum plots in Figure 7-1a-b that the critical design specifications 
ddfs 90 dBSNR ≥  and ddfs 70 dBcSFDR ≥  in the range of ddfs lopllf B±  are properly met. Taking 
into account the chosen resolution bandwidth, RBW, of the Spectrum Analyzer10 (labeled in 
the corresponding plot legends), the normalized broadband noise floor in Figure 7-1a is lower 
than -100 dBc/Hz. As labeled in Figure 7-1a, the power level of the sole sideband spurs is 
-83 dBc in the range of ddfs 750kHzf ± . These are good conditions in order to ensure the re-
quired spectral quality within the loop bandwidth lopll 1MHzB =  of the DDFS-driven LO-PLL 
stage. The spectrum plot over the bandwidth of the DDFS band-pass reconstruction filter in 
Figure 7-1b shows also good spectral quality of the DDFS output signal, where the dominant 
spurious sidebands has a power level of –64 dBc in the range of ddfs 10MHzf ± .  
In contrast, the spectrum plots of the AFG2020 (Figure 7-1c-d) reveal a considerably poorer 
quality of the synthesized output signal. Evidently, a large number of close-to-carrier spurious 
signals appear, impairing the spectral quality of the output signal significantly. Furthermore, 
some spurious magniudes exceed the critical limit of –70 dBc. The high-level spurious signals 
are spreaded out across the entire frequency range in the wideband plot in Figure 7-1d.  
The spectral performance of the synthesizer IF-output signal, which eventually stimulates the 
particular sensor, is shown in Figure 7-2 for different frequencies in the range of 9.995 MHz 
to 889.775 MHz. The spectra of the output signal in the vicinity of 10%±  to the respective 
carrier frequency of  (narrowband performance) and over a range from 1 MHz to 1.8 GHz 
(wideband performance) are represented. The upper measurement bound was determined by 
the frequency limitation of the used Spectrum Anaylzer. The carrier was adjusted to a con-
stant power level of 10 dBm and the measured power levels are referenced to the carrier pow-
er level. It is evident from the spectral representations that the requirements on the spectral 
quality of the synthesizer’s output signal for all synthesized low-frequency and high-
frequency signals are adequately met.  
                                                 
10 P (dB/Hz) = (measured value in dB) – 10log(RBW of spectrum analyzer)  
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The power level of harmonics, where the second ha rmonic is always the strongest (labeled in 
the corresponding wideband plots), is maximum -40 dBc and the power level of the spurious 
sidebands (labeled in the corresponding narrowband plots) is maximum –70 dBc. A very low 
close-to-carrier background noise floor is also evident in Figure 7-2a.  
Furthermore, it is obvious from Figure 7-2b that the power level of the otherwise powerful 
sum product of the mixer operation (9.995 MHz + 1.16 GHz) is sufficiently attenuated 
(-65 dB). The normalized broadband noise floor is at least lower than –100 dBc/Hz. However, 
permanent spurious signal in the range from 50 MHz to 600 MHz are apparent in the wide-
band plots. They are independent of the certain carrier frequency. Further measurements have 
shown that the majority of these spurious signals are originated from spurious signals of the 
LO-PLL stage. Due to the mixer operation, spurious signals from the LO-PLL are down-
converted into the IF-Filter’s 1 GHz pass-band bandwidth and cannot be filtered out by the 
IF-Filter. Nevertheless, the power level of the permanent spurious signal is below the critical 
limit of –60 dBc.  
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Figure 7-1 Output spectra of the RFISA direct digital frequency synthesizer and the refer-
ence synthesizer AFG2020 for a signal frequency of 49.99 MHz. Plots (a) and 
(b) show the narrowband and wideband, respectively, spectral representation of
the RFISA direct digital frequency synthesizer output signal. Plots (c) and (d)
show the narrowband and wideband, respectively, spectral representation of the
reference synthesizer output signal. 
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Figure 7-2 Noise and spurs performance of the synthesizer’s output signal for various fre-
quencies. The frequency of the desired carrier and the resolution bandwidth
(RBW) of the spectrum analyzer are labeled in the plot legend. The plots on the 
left side show the narrowband spectral performance in the range of ±10% of the 
carrier. The plots on the right side show the wideband spectral performance. 
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A summarization of the noise and spurious performance of the RFISA sysnthesizer unit is 
listed in Table 7-1. 
 
Table 7-1 Noise and spurious performance of the RFISA synthesizer unit.  
 parameter  maximum power level  
 spurious sideband  –70 dBc 
 harmonics  –40 dBc 
 mixer products  –65 dBc 
 broadband noise floor  –100 dBc/Hz 
7.2 Impedance measurement precision  
A comparison of the impedance spectra measured with the RFISA electronics system and the 
reference benchtop instrument HP4395A from Hewlett Packard, Inc., had allowed for evaluat-
ing the attainable impedance measurement precision. The comparison was performed for nar-
rowband impedance spectroscopy on a commercial 5 MHz quartz crystal resonator (QCR) 
device. The reference benchtop instrument HP4395A is a combined impedance-network-
spectrum analyzer. The impedance spectra were measured uisng the passive transmission-
measurement sensor interface (see Figure 5-17a), which was applied to the RFISA electronics 
system and the HP4395A. The QCR device as load condition was chosen with regard to the 
sensor applications, which will be presented in section 7.3.1 and section 7.3.2, in order to es-
timate the measurement precision for determination of resonant impedance spectra. Moreover, 
the measurement of an unloaded QCR device in the vicinity of its resonance and antireson-
ance had allowed for evaluation the measurement precision in a wide impedance range, from 
low ohms up to few megaohms, with a single impedance spectrum measurement.  
The narrowband impedance spectrum measurements were performed at the fundamental re-
sonance (5 MHz) and the third overtone resonance (15 MHz) and the impedance data were 
determined according to (2.3) after calibration. As shown in Figure 7-3, the impedance mag-
nitude and phase data obtained using the RFISA electronics properly fit with the data obtained 
using the reference instrument for both the low-impedance resonance and the high-impedance 
antiresonance. The relative error of the RFISA impedance magnitude data referenced to the 
HP4395A data for a single-shoot measurement is presented in Figure 7-4a. The magenta and 
blue curves show the impedance-magnitude tolerance curve of the HP4395A at 5 MHz and 
15 MHz, respectively, for a single-shoot measurement in dependence on the measured imped-
ance magnitude. The equation was taken from operation manual and is listed in Appendix A1. 
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Figure 7-3 Impedance spectrum (magnitude and phase) of a 5 MHz QCR device measured 
with the RFISA electronics system and a benchtop instrument (HP4395A) for (a)
the fundamental mode and (b) the third overtone. 
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Figure 7-4 Divergence of the measured impedance magnitude values from the data obtained
using the benchtop instrument HP4395A for a 5 MHz QCR device. Plot (a) 
shows the relative error (referenced to the HP4395A data) and the HP4395A’s
tolerance curves as a function of the impedance magnitude for a single-shoot 
impedance-spectrum measurement. Plot (b) shows the experimental standard
deviation of the measured data as a function of the impedance magnitude for
1000 measurements in comparison to the HP4395A.  
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As expected, the relative error between RFISA and HP4395A is minimal (lower than 1%) in 
the low and middle impedance range and increases significantly up to 100% with increasing 
magnitude values at very high impedance values, but remains under the tolerance curve of the 
reference instrument for both frequency ranges (5 MHz and 15 MHz). 
In order to evaluate the measurement repeatability in comparison to the HP4395A (respective-
ly the noise performance of the electronics), 1000 consecutive 5 MHz-QCR impedance-
spectrum measurements were recorded and the experimental standard deviation were com-
puted for each impedance magnitude measured. As shown in Figure 7-4b, the measurement 
repeatability (noise performance) of the RFISA electronics system and the HP4395A ben-
chtop instrument are sufficiently comparable because no significant differences for the curve 
progression and the minimum and maximum levels occur. For the middle-impedance mea-
surement range (100 Ω  – 1 k Ω ), the experimental standard deviation is sufficiently under 
1%. The divergence of the minimum experimental standard deviation in accordance to the 
respective impedance magnitude value is caused by overall measurement sensitivity of the 
particular instrument. Since the HP4395A benchtop instrument is primarily intended for a 
very wide impedance measurement range, its measurement sensitivity is properly adapted to 
the middle of the measurable impedance range. For high impedance magnitude values, the 
RFISA electronics system reveals a larger measurement uncertainty compared to the 
HP4395A, but it is still below 10%. However, the curve shift of the experimental standard 
deviation to lower impedance values for the RFISA electronics system is advantageously in 
the application for determination resonant impedance spectra. This is the crucial impedance 
range (minimum impedance magnitude) of the entire spectrum for examination the frequency 
response of bulk acoustic wave (BAW) sensor devices (see section 2.2.2).  Finally, in order to 
evaluate the divergence of the specific resonance parameter of the unloaded QCR device, the 
averaged impedance spectra of both instruments were fitted in accordance to [63] and the cru-
cial parameter series resonant frequency and resistance were extracted. The comparison 
(listed in Table 7-2) shows good agreement between the RFISA electronics system and the 
HP4395A benchtop instrument. 
 
Table 7-2 Comparison of average measurement results for series resonant frequency and 
resistance of a 5 MHz QCR device. Relative errors are referenced to HP4395A. 
 instrument f0  
(MHz) 
relative error  
frequency (%) 
R0  
( Ω ) 
relative error  
resistance (%) 
 RFISA 4.988608509 0.0007 10.969 0.68 
 HP4395A 4.988574237 — 11.044 — 
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Summarizing, there is no indication that the benchtop instrument HP4395A offers significant 
more precision than the developed RFISA electronics system. Especially in the neighborhood 
of the resonance frequency (minimum impedance magnitude), which is the crucial measure-
ment range for determination the frequency response of the particular BAW sensor device, the 
RFISA exhibits good accordance with the benchtop instruments and reveals an adequate accu-
racy and noise performance of the measurement results. Obviously from Figure 7-4b, the op-
timum impedance measurement range of the RFISA electronics system is determined between 
100 Ω  – 10 k Ω , which is in accordance with the impedance spectrum measurement range of 
heavy loaded BAW sensor devices for in-liquid or high temperature applications presented in 
the following sections.  
7.3 Examples of application  
The primarily intended application field of the portable RFISA electronics system is the cha-
racterization of medium (liquid or gas) properties by measuring the impedance spectrum of an 
appropriate sensor. Selected in situ process and laboratory applications of the RFISA electron-
ics system for bulk acoustic wave (BAW) resonators operating in liquid or gas media and for 
a capacitive sensor probe applicable for in-liquid dielectric spectroscopy will be presented in 
the following.  
7.3.1 Langasite BAW gas sensor for high temperature applications  
In cooperation with Richter et al., a gas sensor system has been developed that allows for 
high-temperature detection of small amounts of carbon monoxide in hydrogen-rich atmos-
pheres [183]. The sensor system is based on the RFISA electronics in combination with an 
array of high temperature stable langasite BAW resonators to establish in situ process moni-
toring in fuel cell reformers, combustors, or gas firing stage. Distinction of carbon monoxide 
(CO) and hydrogen (H2) at high temperature is needed for example to prevent catalyst poison-
ing of proton exchange membrane (PEM) fuel cells after reforming of natural gas to syngas or 
methanol. Suppression of the unwanted CO by-product can thereby be achieved by monitor-
ing and controlling the reforming process in the first reforming step at about 600°C–700°C. In 
principle, the langasite BAW sensors vibrate in thickness shear mode (TSM) at a resonant 
frequency of 5 MHz (fundamental) and act as classical microbalance described in sec-
tion 2.2.1. Unfortunately, their operation at high temperatures is accompanied by not only a 
significant damping (as shown Figure 7-5a) but also a strong dependence of the resonant fre-
quency on temperature. Latter therefore necessitates a temperature compensation for the ob-
tained resonant frequency shift by measuring the more damped third overtone resonant fre-
quency (15 MHz) in addition [56]. Both conditions require the employment of the portable 
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RFISA electronics system in order to properly obtain the resonator‘s frequency response us-
ing impedance spectrum analysis.  
Application of the developed stand-alone gas sensor system for in situ distinction of CO and 
H2 at high temperature in the particular application is demonstrated in several publications 
e.g. in [183] [184] [185]. A short overview of some results will be given in the following. In 
accordance to the explanations in section 2.2.2 and with application of (2.3) after calibration, 
the resonance behavior of the langasite resonators were investigated by monitoring the im-
pedance spectra el ( j )Z ω  in the vicinity of the resonance at the fundamental mode and the 
third overtone. The measured data were then converted into the admittance form el ( j )Y ω  and 
the resonant frequencies resf  were determined and tracked by the center frequency of a fitted 
function near the maximum of the conductance spectra el ( )G ω .  
The temperature dependent resonant frequency shifts of a langasite resonator were measured 
and compared with results of a commercial network analyzer (HP 5110A from Hewlett Pack-
ard, Inc.). As shown in Figure 7-5, the resonance shifted to lower frequencies with increasing 
temperature. The RFISA electronics system allows for proper determination of the resonant 
frequency at high temperatures and exhibits no significant differences in comparison with the 
benchtop instrument (Figure 7-5b). Hence, in spite of the resonant spectra being highly 
damped and broadened due to increasing electric losses at high temperatures (Figure 7-5a), 
determination of the resonant frequency remains possible. For the application as gas sensor, 
the langasite resonators have been coated with different metal oxide based sensing film mate-
rials such as CeO2 (cerium oxide) or TiO2 (titanium dioxide) by Richter et al. and tested by 
the measurement of gas atmosphere dependent resonant frequency shifts. Figure 7-6 shows 
the measurement results for a langasite resonator that was coated with a TiO2−x film acting as 
an oxygen partial pressure dependent mass load. The coated resonator was exposed to gas 
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Figure 7-5 Representation of the measured (a) resonant spectra of a langasite resonator at
different temperatures and (b) the temperature dependent frequency shift meas-
ured with the RFISA electronics compared to a commercial network analyzer. 
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changes at a nominal temperature of 600°C and the resonant spectra were analyzed in the vi-
cinity of the fundamental mode and the third overtone to obtain the temperature compensated 
resonant frequency shift. Changes in oxygen partial pressure are expected to cause changes of 
the electrical and mechanical properties upon partial reduction or oxidation of the TiO2−x film. 
A significant shift of the resonant frequency due to change of atmosphere from 0.5% H2/Ar to 
content of additional oxygen by variation of the oxygen partial pressure could be measured.  
In order to distinguish between the sensor‘s frequency response related to conductivity prop-
erty changes of the sensing film layer and related to mechanical property changes of the sens-
ing film layer, two different electrode and sensing film layouts were designed by Richter 
et al., resulting in a so called microbalance and conductivity measurement mode of the langa-
site resonator. A detailed description of the resonator preparation and the corresponding sen-
sor effects can be found in [12] [56]. Figure 7-7 shows by the example of langasite resonators 
coated with a CeO2 sensor film the dependence of the temperature compensated resonant fre-
quency from the oxygen partial pressure for different gas mixtures. The resonators are operat-
ed at the different modes and exhibit different curve progressions. Furthermore, both resona-
tors exhibit a different response to the CO and H2 containing gas mixtures, which can be as-
cribed to different effects taking place in the electrical and mechanical properties of the CeO2 
layer. The variation of the frequency in conductivity mode is thereby significant larger than in 
the microbalance mode. As shown in Figure 7-7c, combining both measurement results leads 
to a significant improvement of the sensor selectivity for distinction of CO and H2 at high 
temperatures, independent from the oxygen partial pressure.  
Application of an appropriate gas sensor array that includes langasite resonators operating in 
the two measurement modes and coated with different sensing films allows for simultaneous 
measurements of both sensing effects by a single data acquisition technique. Hence, a high 
sensitivity for distinction between CO and H2 at high temperatures can be achieved.  
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Figure 7-6 Temperature compensated frequency shift of a TiO2−x -coated langasite resonator 
by variation of the oxygen partial pressure at a temperature of 600°C.  
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For this purpose, the RFISA electronics system in combination with the multiplexed sensor 
interface unit based on the transmission method (see Figure 5-17c) was employed and a sensi-
tivity of 2 % CO in H2 was obtained and presented in [185]. Thus, the portable employment 
of the gas sensor system (Figure 7-7d) for in situ detection of small amounts of carbon mo-
noxide at high temperatures in the target process application could successfully be demon-
strated. Beneficially, due to fast data-acquisition capability of the developed RFISA electron-
ics, the sensor array, which comprises six langasite resonators, can completely be analyzed at 
the corresponding fundamental and the third overtone resonance in less than 1.4 s, when 300 
frequencies and a reasonable number of sampling points ( 142J < ) are taken for one imped-
ance spectrum to be measured. This high data acquisition rate maintains almost continuous 
monitoring of the individual sensors included in the array and reduces the influence of unsta-
ble system conditions (e.g. temperature) on the array’s overall sensor response. 
 
Fr
eq
ue
nc
y 
sh
ift
, f
M
M
, (
H
z)
Fr
eq
ue
nc
y 
sh
ift
, f
C
M
, (
H
z)
Microbalance mode Conductivity mode
f C
M
 (n
or
m
al
iz
ed
)
fMM (normalized)
(a) (b)
(c) (d)  
Figure 7-7 Temperature compensated frequency shifts of CeO2-coated langasite resonators 
at 600°C in (a) microbalance mode and (b) conductivity mode at different gas 
composition containing a 0.25 % H2/CO mixture in argon. Plot (c) shows the 
normalized frequencies by combining both measurement results. The Photo-
graph in (c) shows the components of the portable sensor system comprising the 
RFISA electronics system and the high temperature sensor probe. [183]  
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7.3.2 Quartz LFE-TSM resonator for in-liquid sensor applications  
As mentioned in section 2.2.1, lateral field excited (LFE) AT-cut quartz resonator (QCR) vi-
brating in thickness shear mode (TSM) show an increased sensitivity to both mechanical 
(mass, density, viscoelasticity) and electrical (conductivity, permittivity) property changes of 
an adjacent media or a coated sensor film layer. Since this has introduced new applications for 
(bio-)chemical in-liquid QCR sensors as demonstrated in [15] [16] [17] [73] recently, the de-
veloped RFISA electronics was tested in the application of a portable measuring setup (Figure 
7-8b) for investigation of lateral field excited liquid acoustic wave sensors. 
The used LFE-TSM resonators were prepared by the sensor group of Professor Dr. J. Vetelino 
at the Laboratory of Surface Science and Technology at the University of Maine (Orono, 
Maine, USA). The piezoelectric substrate consists of a 5 MHz AT-cut quartz crystal blank 
having a diameter of 25.4 mm. Semi-circled electrodes were sputtered onto one (reference) 
side of the quartz blank and separated by a gap having a width of 1 mm (Figure 7-8a). Further 
details about fabrication the LFE resonator can be found in [14]. The LFE resonators was 
placed in a standard crystal holder from Maxtek, Inc., which provides spring pin contact to RF 
source and ground potential for the electrodes at the reference surface, and the crystal holder 
was connected to the RFISA’s sensor interface comprising in the grounded transformer circuit 
configuration shown in Figure 5-17a. The bare (sensing) surface was exposed to different 
liquid environments in order to measure the LFE-TSM resonator’s impedance spectrum de-
pending on liquid electrical property changes. Again, after calibration with (2.3), the shift of 
the crucial resonance parameters, namely the shift of the series resonance frequency fΔ  and 
resistance RΔ , were tracked by the center frequency of a fitted polynomial function near the 
maximum of the respective conductance spectra el ( )G ω . 
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Figure 7-8 Representation of (a) the electrode layout of a 5 MHz LFE quartz crystal resona-
tor (left: bare sensing surface; right: reference surface with electrodes) and (b)
the portable measuring setup comprising the RFISA electronics and the crystal
holder from Maxtek, Inc.  
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Figure 7-9 Frequency and resistance shift of a 5 MHz LFE-TSM quartz resonator as a func-
tion of (a) NaCl concentration in deionized water (semi-logarithm plot) and (b) 
2-propanol in deionized water. (Referenced to deionized water).  
The influence of polar, high-conductive liquids on the resonator‘s frequency response was 
investigated by applying different electrolytic solutions that consisted of different amounts of 
NaCl dissolved in deionized water. The obtained frequency and resistance shift, referenced to 
deionized water, as a function of the NaCl concentration are shown in Figure 7-9a and reveal 
the high sensitivity of the LFE-TSM resonator to liquid electrical property changes. The reso-
nant frequency initially decreases upon exposure to NaCl solutions and starts to saturate for a 
NaCl concentration of about 0.05 % by weight (wt%). The influence of the liquid’s permit-
tivity on the resonator‘s frequency response was studied by exposing the bare surface of the 
LFE-TSM resonator to different 2-propanol solutions. By mixing different volumes of 2-
propanol into deionized water concentrations from 0 wt% up to 100 wt% 2-propanol were 
prepared, resulting in a decreasing permittivity of the solutions. The obtained frequency and 
resistance shift, again referenced to deionized water, as a function of the 2-propanol concen-
tration are shown in Figure 7-9b. It is shown that as the 2-propanol concentration increases, 
which involves a decreasing permittivity level of the solution, the resonant frequency of the 
LFE-TSM resonator significantly increases. Opposed to the influence of varying liquid’s con-
ductive levels, no saturation effect occurs. For both cases, the obtained frequency shift results 
measured with the RFISA electronics are comparable to the results reported in [14]. Since the 
resonator’s frequency and resistance response are influenced by both the liquid mechanical 
and electrical loading effects, the extraordinary frequency shift in both cases do not coincide 
with the theoretical values known from the standard quartz crystal microbalance theory, 
which primarily describes the mechanical influence of the adjacent medium [14] [72]. Thus, 
investigation of the impedance spectrum is required to provide better insight into the piezoe-
lectric excitation and transduction mechanism of the LFE acoustic device under various elec-
tric property conditions at the quartz-medium interface and, thus, to interpret the frequency 
response. 
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Figure 7-10 Impedance magnitude of a 5 MHz LFE-TSM quartz resonator as a function of 
frequency for (a) different NaCl concentrations in deionized water (in logarithm 
magnitude scale) and (b) different 2-propanol concentrations in deionized water. 
The measured impedance magnitude spectra depending on varied concentration of NaCl and 
2-porpanal are shown in Figure 7-10. Obviously, the electrical properties of the adjacent liq-
uid medium significantly influence the frequency response of the LFE-TSM resonator not 
only in the vicinity of the series (mechanical) resonance but also outside the mechanical re-
sonance. The minimum of the impedance magnitude in Figure 7-10a initially increases up to a 
NaCl concentration of approximately 0.01 wt%, decreases then and begins to saturate at ap-
proximately 1.5 wt%, which is above the concentration at which the resonant frequency in 
Figure 7-9a begins to saturate. Furthermore, a significant decrease of the impedance magni-
tude outside the mechanical resonance is also observed. With decreasing permittivity level of 
the solution, a noticeable increase of the impedance magnitude outside the mechanical reson-
ance combined with a strong compression of the entire spectrum is revealed in Figure 7-10b.  
In summary, from the results shown in Figure 7-10 one can conclude that changes of the elec-
trical property (conductivity or permittivity) of the adjacent liquid medium in contact to the 
bare LFE-TSM resonator surface considerably affect the distribution of the excitation electric 
field in the piezoelectric substrate. Opposed to thickness field excited (TFE-) TSM resonators, 
this results in a significant change of the entire LFE-TSM resonator’s impedance spectrum in 
the vicinity of the resonance frequency. In order to improve the understanding of the altered 
piezoelectric excitation and transduction mechanism influenced by the electric properties of 
the adjacent medium, Hempel et al. have comprehensively been investigated the impedance 
spectrum of LFE-TSM resonators with the application of the RFISA electronics system. Ex-
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perimental results and conclusions can be found in [71] [72] [73]. In principle, it is pointed 
out that the high sensitivity of LFE-TSM devices is attributed to a combined acuosto-electric 
sensing effect opposed to the principal acoustic sensing effect of TFE-TSM devices. 
7.3.3 Broadband dielectric spectroscopy on liquids  
As introduced in section 1.3, a forerunner electrical impedance spectrum analyzer electronics 
(ELISA150) with a frequency range up to 150 MHz was developed in teamwork with Doerner 
[43] [45]. In combination with Doerner’s capacitive sensor probe [46], various applications of 
in-liquid dielectric spectroscopy were successfully demonstrated in the past years. The com-
bination was tested in process automation application for monitoring the methanol concentra-
tion in the liquid feed of a direct methanol fuell cell (DMFC). With the portable analyzer elec-
tronics it has been possible to establish in situ determination of the methanol concentration by 
measuring the perimittivity spectra of the liquid feed [84]. The results showed good reprodu-
cibility and accuracy of the acquired dielectric constant, which had led to a measurement pre-
cision of the methanol concentration better than 0.2 wt%. Recently, inline determination of 
micellar concentration and size in colloidal dispersion with anionic surfactant as disperse 
phase was demonstrated by Doerner in [85]. By application of the ELISA150 electronics in 
combination with the capacitive sensor probe, he presented a correlation of the measured di-
electric loss spectra with the particle size distribution of the disperse phase. Currently, after 
advanced adaptation of the ELISA150 electronics in order to provide also determination of 
the liquid’s sound velocity, Doerner presented in [186] a novel capacitive sensor probe that 
allows for combined acoustic-dielectric measurements. By analysis of the acoustic and dielec-
tric properties, an extension of the measurement range could be achieved.  
Since the ELISA150 electronics is limited to a maximum frequency of 150 MHz, the devel-
oped RFISA electronics system was tested for the application of in-liquid dielectric spectros-
copy at higher frequencies. With regard to the measurements that have been presented in [46] 
[187], various dipole liquids were used for measuring the corresponding spectra of the com-
plex dielectric permittivity. The measurement results for the dielectric permittivity and the 
dielectric loss, which were obtained from the measured raw data using the calibration method 
introduced in [84], are shown in Figure 7-11. As reference liquids for calibration of the capa-
citive sensor probe and the RFISA electronics system deionized water as high-permittivity 
reference and octane as low-permittivity reference were preferred. The measurement process 
was constantly tempered at 20 C. To allow for evaluation of the measurement results, the cal-
culated frequency-dependent values of the complex dielectric permittivity are also presented 
in the figure. The data were calculated using the equations suggested in [188]. The respective 
equations are listed in Appendix A1.  
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Figure 7-11 Calibrated spectra of (a) dielectric permittivity and (b) dielectric loss for various
liquids at a temperature of 20°C. Calibration liquids are deionized water (Di-
water) as high-permittivity reference and octanol as low-permittivity reference. 
Solid lines represent the calculated frequency-dependent characteristics.  
From Figure 7-11 it is evident that the respective dipole relaxations up to a frequency of ap-
proximately 550 MHz could be tracked. The results for the measured dipole relaxation in the 
frequency range from 1 MHz to 550 MHz are in good agreement with the theoretically ex-
pected data.The limitation of measurements up to a maximum frequency of 550 MHz is 
caused by the bandwidth limitation of the active analog components employed in the sensor 
interface unit. The sensor interface unit is placed within the capacitive sensor probe and based 
on the active voltage-divider circuit configuration introduced in section 5.6. The second limi-
tation of the frequency range arises from geometry of the capacitive sensor probe. For mea-
surements above 500 MHz a redesign of the capacitive sensor probe with regard to optimized 
electromagnetic field distribution is needed. 
7.4 Discussion  
Evaluation of the noise and spurious performance of the RFISA synthesizer output has verfie-
fied a good signal quality. Due to the design efforts described in section 5.2, the synthesizer 
specifications are very well met. Test measurements with defined impedance load conditions 
have confirmed a good measurement precision, which is comparable to that using a standard 
benchtop instrument. There is no indication that the benchtop instrument offers significant 
more precision than the developed RFISA electronics system. Applications of the RFISA 
electronics system for impedance spectroscopy on various acoustic microsensors and a capa-
citive sensor probe for in-liquid dielectric spectroscopy up to 550 MHz have been successful-
ly demonstrated. For higher frequency applications, further test measurements are required. 
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Chapter 8                   Formel-Kapitel (nächstes) Abschnitt 1      
Summary and prospects 
The application of modern sensor devices requires appropriate measurement methods and 
sophisticated electronic instruments in order to precisely determine the sensor response with 
regard to the target parameters of a medium under study. The impedance spectrum of the sen-
sor provides multiple information that allows for conclusions about the design of the particu-
lar sensor device, the sensor-medium interaction, or for advanced modeling. For this purpose, 
the analysis of the sensor’s impedance spectrum is well established for characterization of the 
particular sensor device in laboratory applications. Presently, however, impedance spectros-
copy at very high frequencies has only been applicable with standard benchtop instruments, 
covering a broad frequency and impedance measurement range. They are well suited for sta-
tionary (laboratory) sensor application rather than for a portable, in situ measurement setup. 
The present work introduces a novel electronics system that provides wideband high-
frequency impedance spectrum analysis for portable in situ sensor applications. In contrast to 
bulky benchtop instruments, the electronics system allows for a compact, stand-alone in situ 
measurement setup for laboratory as well as industrial sensor applications and very fast data 
acquisition.  
The electronics system is primarily intended for sensor applications of acoustic microsensors 
and capacitive sensor probes, but, in general, it can be versatility applied to any appropriate 
sensor that transduces electrical or non-electrical (such as acoustic) signals into an electrical 
impedance. The representatives for resonant sensor applications (narrowband impedance 
spectroscopy) and capacitive sensor applications (wideband impedance spectroscopy) were 
chosen because they specify in different manner the measurement requirements on the fre-
quency and impedance coverage for a versatile employment of the electronics system.  
With regard to the main objective of minimizing circuit design, a single-board hybrid synthe-
sizer architecture combining various analog and digital synthesis techniques was developed, 
which meets the requirements on broad frequency coverage (10 kHz–1 GHz) with arbitrary 
fine frequency resolution (<1 Hz), fast frequency settling, and good spectral quality of the 
output signal. It combines the frequency multiplication properties of two phase locked loops 
(PLL) that operate in the gigahertz range, the fast hopping and fine tuning capability of a di-
rect digital frequency synthesizer (DDFS) that tunes the frequency-tunable PLL, and the fre-
quency translation property of a mixer that down-converts the high-frequency PLL signals to 
the low-frequency intermediate output signal. In order to ensure excellent close-to-carrier 
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spectral quality of the output signal, the DDFS circuitry driving the frequency-tunable PLL 
was separated into the numerical controlled oscillator with Taylor series correction imple-
mented in field-programmable gate array (FPGA) and the high-speed high-resolution digital-
to-analog converter. This was essential because no commercial DDFS integrated circuit was 
presently available that complies with the specified requirements on amplitude resolution and 
clocking speed in order to attain the required output spectral quality. To maintain sufficient 
reduction and attenuation of the mixer’s sum products far within the gigahertz range, micro-
strip filters based on a tapped-line combline band-pass filter geometry and a stepped-
impedance low-pass filter geometry were designed. 
Significant reduction of the total circuit design as well as fast sensor data acquisition were 
achieved by utilizing a direct-sampling technique, which analog-to-digital converts the high-
frequency measurement signals without decisive analog signal conditioning. Since the overall 
measurement precision primarily depends on the signal-to-noise ratio of the directly sampled 
signals, a sine-wave fitting algorithm for extracting the crucial signal parameters (amplitude 
and phase) is applied. Because coherent sampling of the input signal is not practicable, it was 
concluded that the sine-wave fitting method provides the most flexibility for changing easily 
between either very fast data acquisitions or very precise measurements by simple adjustment 
of the total number of sample points, without the need for modification of the particular digi-
tal signal processing implementation. To emphasize fast data acquisition, the parallel 
processing capability of FPGA was exploited to provide real-time computation of the sine-
wave fitting at speed of the sampling clock. Therefore, a modified processing of the sine-
wave fitting was developed, which allows for combined fixed-point and floating-point com-
putation of the complex algorithm by FPGA hardware instead of usually applied digital signal 
processor hardware. A powerful processor unit was developed, which provide sufficient com-
putation power and data storage capacity for stand-alone operation of the electronics system. 
The  
autarkic FPGA operation as frond-end coprocessor for the sine-wave fitting and controller for 
the overall measurement task gives the processor unit time-resources for parallel processing 
of higher-level sensor data computation and host communication tasks. 
For specific adaptation of the electronics system to the particular sensor and sensing applica-
tion, the sensor interface was separated from the main electronics system. This allows placing 
the interface electronics in the particular sensor probe physically close to sensor device and 
avoids the need to redesign the entire electronics system when adapting to other sensor devic-
es is required. Different small-sized sensor interface electronics were developed, which pro-
vide passive or active and grounded or non-grounded circuit configurations.  
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Applications of the electronics system for narrowband impedance spectroscopy on various 
bulk acoustic wave sensors vibrating in thickness shear mode and a capacitive sensor probe 
for broadband in-liquid dielectric spectroscopy were successfully demonstrated. Evaluation of 
the measurement precision with well-defined impedance load conditions confirmed a mea-
surement precision, which is comparable to that using a standard benchtop instrument. No 
indication that the benchtop instrument offers significantly more precision than the developed 
electronics system was obtained. 
Based on the results it was demonstrated by this thesis that the portable electronics system 
provides an appropriate alternative for in situ sensor applications by replacing commercial 
benchtop instruments in laboratory and industrial applications. Three points of interest are 
recommended for continuing the work:  
• The proposed principle of impedance measurement does not allow for direct determi-
nation of the impedance value because a calibration computation is mandatory to ma-
thematically relate the measured voltage ratio with the desired impedance value. For 
accurate impedance determination, this calibration must be done not only over the 
complete frequency range but also in accordance with the specific sensor probe and 
conditions of the measurement environment (e.g. thermal effects). Hence, for success-
ful stand-alone employment in industrial applications, performance tests of the calibra-
tion computation in terms of robustness of the measurement results under rough envi-
ronmental conditions or even modification of the principle of impedance measurement 
to prevent a calibration computation must be investigated.  
• Due to the operation in the gigahertz range, the influence of electromagnetic interfe-
rences emitted as well as received from the electronics system on the measurement 
performance must be systematically analyzed and improved. For employment in in-
dustrial applications, the compliance with the standards for electromagnetic compati-
bility must be verified.  
• The sine-wave fitting algorithm best fit the recorded measurement signal with a sine 
function by determining the function parameter that minimize the least square error 
between the recorded measurement signal and the generic sine-wave model. Since the 
recorded measurement signal is strongly related to the particular sensor device, evalu-
tion of the least square error may allow for advanced information about the sensor de-
vice. In particular in process automation application, this can provide additional in-
formation about e.g. sensor aging and variations of the environmental or process con-
ditions.  
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Appendix  
A.1 Additional equations  
Microstrip transmission line impedance:  
In accordance to the synthesis formulas given in [179], the characteristic impedances of a sin-
gle-ended and edge-coupled differential microstrip transmission trace are given by  
 0
r
87 5.98ln valid for 0.1 / 2.0
0.81.41
HZ W H
W Tε
⎛ ⎞ ⋅⎛ ⎞= < <⎜ ⎟ ⎜ ⎟⎜ ⎟ ⋅ ++ ⎝ ⎠⎝ ⎠
 (A.1) 
and  
 ( )0.96 /0,diff 0 1 0.48 S HZ Z e− ⋅= ⋅ − ⋅ , (A.2) 
respectively, where W  is the trace width, T  the thickness, H  the substrate material width, 
and S  the gap between differential traces.  
Impedance measurement accuracy of the HP 4395A Network Analyzer from Hewlett Pack-
ard, Inc.: [189]  
• Impedance magnitude accuracy: 
 ( )a m m/ 100 [%]Z A B Z C Z= + + ⋅ ⋅  (A.3) 
 where mZ  is the impedance magnitude measured,  
 2%A = , (A.4) 
 150 2 0.3 [mΩ]B fπ= + ⋅ , (A.5) 
 and  
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 215 2 3 10 [µS]C fπ −= + ⋅ ⋅ . (A.6) 
• Phase accuracy: 
 1a asin ( /100)Zϕ −=  (A.7) 
Functional relation of the complex dielectric permittivity as a function of frequency and 
temperature for various liquids, as suggested in [188]:  
• Propanol: 
 ( )( ) ( ) ( ) ( )12 12
23.41 0.12 3.5 3.5 2.2( , ) 2.2
1 j 2 10 581 7.5 1 j 2 10 26.1 0.21
T
f T
f T f T
ε π π− −
− − −= + ++ ⋅ − + ⋅ −  (A.8) 
• Butanol: 
      ( )( ) ( ) ( ) ( )12 12
19.93 0.115 3.25 3.25 2.22( , ) 2.22
1 j 2 10 903.3 12.4 1 j 2 10 31.8 0.248
T
f T
f T f T
ε π π− −
− − −= + ++ ⋅ − + ⋅ −  (A.9) 
• Hexanol: 
      ( )( ) ( ) ( ) ( )12 12
15.04 0.093 3.0 3.0 2.19( , ) 2.19
1 j 2 10 1624 24.2 1 j 2 10 37.4 0.335
T
f T
f T f T
ε π π− −
− − −= + ++ ⋅ − + ⋅ −  (A.10) 
• Heptanol: 
      ( )( ) ( ) ( ) ( )12 12
13.19 0.083 2.95 2.95 2.17( , ) 2.17
1 j 2 10 1965 29.7 1 j 2 10 41.7 0.38
T
f T
f T f T
ε π π− −
− − −= + ++ ⋅ − + ⋅ −   (A.11) 
• Octanol: 
 ( )( ) ( )12
11.67 0.077 2.17
( , ) 2.17
1 j 2 10 2397 37.1
T
f T
f T
ε π −
− −= + + ⋅ −  (A.12) 
• Ethylen glycol:  
      ( )( ) ( ) ( ) ( )12 12
47.8 0.242 7.55 7.55 3.95( , ) 3.95
1 j 2 10 265.5 5.19 1 j 2 10 23.5 0.43
T
f T
f T f T
ε π π− −
− − −= + ++ ⋅ − + ⋅ −   (A.13) 
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A.2 Key components of the RFISA electronics systems  
Table A-1 Listing of components and their specification.  
component part number main specification  
RF-VCO 
voltage controlled  
oscillator 
JTOS-1550  
(Mini-Circuits, Inc.) 
tuning range: 1150 MHz – 1550 MHz  
tuning voltage: 2 V – 16 V  
phase noise @ 1 MHz offset: -141 dBc/Hz  
output power: 7.0 dBm 
LO-VCO 
voltage controlled  
oscillator 
ROS-2160W  
(Mini-Circuits, Inc.) 
tuning range: 1160 MHz – 2160 MHz  
tuning voltage: 1 V – 18 V 
phase noise @ 1 MHz offset: -137 dBc/Hz  
output power: 5.0 dBm 
PLL-IC 
PLL frequency  
synthesizer chip 
ADF4106  
(Analog Devices, Inc.) 
frequency range: 500 MHz – 6000 MHz 
phase detector frequency (max): 104 MHz 
phase noise floor: -219 dBc/Hz 
nominal charge-pump current (max): 5 mA  
MIX 
frequency mixer 
SYM-25DMHW  
(Mini-Circuits, Inc.) 
frequency range: 40 MHz – 2500 MHz 
LO-power level: +13 dBm 
conversion loss: 6.6 dB  
VGA 
variable gain amplifier 
ADL5330  
(Analog Devices, Inc.) 
frequency range: 10 MHz – 3000 MHz 
gain range @ 900 MHz: (-34 dB) – (+22 dB) 
noise figure @900 MHz: 9 dB  
AMP 1 – 3 
fixed gain amplifier 
ERA51-SM  
(Mini-Circuits, Inc.) 
frequency range: DC – 4000 MHz 
fixed gain: 18 dB  
noise figure: 4.1 dB 
DAC 
digital-to-analog  
converter 
AD9726  
(Analog Devices, Inc.) 
sampling clock (max): 400 MHz 
resolution: 16 Bits  
phase noise floor @ 70 MHz: -160 dBm/Hz 
SFDR @ 70 MHz: 68 dBc 
LO-HF 
ceramic high-pass  
filter 
HFCN880 
(Mini-Circuits, Inc.) 
loss >   3 dB: 880 MHz 
loss > 20 dB: 640 MHz  
loss >40 dB: 500 MHz  
LO-LF 
ceramic low-pass  
filter 
LFCN2250 
(Mini-Circuits, Inc.) 
loss >   3 dB: 2575 MHz 
loss > 20 dB: 2900 MHz  
loss >30 dB: 3000 MHz  
 140 
TCXO 
temperature compen-
sated crystal oscillator 
CFPT-9000  
(C-MAC, Inc.)  
frequency: 20 MHz 
phase noise floor: -145 dBc/Hz  
CLKSYN-IC 
clock distribution IC 
with on-chip PLL  
AD9511 
(Analog Devices, Inc.) 
frequency range: 1600 MHz 
phase detector frequency (max): 100 MHz 
phase noise floor: -218 dBc/Hz 
nominal charge-pump current (max): 4.8 mA
clock outputs: 3x LVPECL (max. 1.2 GHz) 
                        2x LVDS (max. 800 MHz) 
PwrDet-IC 
true rms-responding 
power detector 
AD8362 
(Analog Devices, Inc.) 
conversion frequency range: 50 Hz–2.7 GHz
input dynamic range: -52 dBm – +8 dBm 
linear-in-decibels output, scaled: 50 mV/dB 
DAT 1 – 2  
6-bit digital step  
attenuator 
DAT-31R5 
Mini-Circuits, Inc. 
frequency range: DC – 2400 MHz 
attenuation range: 0.5 dB – 31.5 dB 
attenuation step: 0.5 dB  
ADC 
analog-to-digital 
converter 
LTC2242-12 
(Linear Technology, 
Inc.) 
sample clock (max): 250 MHz  
full power bandwidth: 1200 MHz 
resolution: 12 Bits 
aperture jitter: 95 fs 
DAMP 
fully differential 
amplifier 
AD8351 
(Analog Devices, Inc.) 
frequency range: DC – 3000 MHz 
slew rate: 13000 V/µs 
input noise: 2.7 nV/ Hz  
IN-LPF LFCN1000 loss >   3 dB: 1300 MHz 
loss > 20 dB: 1550 MHz  
loss > 30 dB: 1900 MHz  
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A.3 Circuit design of the autoamtic level control loop 
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Figure A-1 Circuitry of the automatic level control loop.  
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A.4 Simulation results  
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Figure A-2 ADsimPLL simulation results of the RF-PLL stage: (a) open loop gain and 
phase as a function of frequency and (b) settling time of the loop for a applied
frequency step.  
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Figure A-3 ADsimPLL simulation results of the LO-PLL stage: (a) open loop gain and 
phase as a function of frequency and (b) settling time of the loop for a applied
frequency step. 
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A.5 Photograph of the electronics system  
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Figure A-4 Photographs of the electronics system.  
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